SanDisk CompactFlash Extreme III User Manual

SanDisk CompactFlash Memory Card  
OEM Product Manual  
Version 12.0  
Document No. 20-10-00038  
02/2007  
SanDisk Corporation  
Corporate Headquarters  
601 McCarthy Boulevard  
Milpitas, CA 95035  
(408) 801-1000 Phone  
(408) 801-8657 Fax  
www.sandisk.com  
SanDisk CompactFlash Card OEM Product Manual  
SanDisk® Corporation general policy does not recommend the use of its products in life support applications where in a failure  
or malfunction of the product may directly threaten life or injury. Per SanDisk Terms and Conditions of Sale, the user of SanDisk  
products in life support applications assumes all risk of such use and indemnifies SanDisk against all damages. Security  
safeguards, by their nature, are capable of circumvention. SanDisk cannot, and does not, guarantee that data will not be  
accessed by unauthorized persons, and SanDisk disclaims any warranties to that effect to the fullest extent permitted by law.  
This document is for information use only and is subject to change without prior notice. SanDisk Corporation assumes no  
responsibility for any errors that may appear in this document, nor for incidental or consequential damages resulting from the  
furnishing, performance or use of this material. No part of this document may be reproduced, transmitted, transcribed, stored in  
a retrievable manner or translated into any language or computer language, in any form or by any means, electronic,  
mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written consent of an officer of SanDisk  
Corporation.  
All parts of the SanDisk documentation are protected by copyright law and all rights are reserved.  
SanDisk and the SanDisk logo are trademarks of SanDisk Corporation, registered in the United States and other countries.  
CompactFlash is a U.S. registered trademark of SanDisk Corporation.  
Product names mentioned herein are for identification purposes only and may be trademarks and/or registered trademarks of  
their respective companies.  
© 2007 SanDisk Corporation. All rights reserved.  
SanDisk products are covered or licensed under one or more of the following U.S. Patent Nos. 5,070,032; 5,095,344; 5,168,465;  
5,172,338; 5,198,380; 5,200,959; 5,268,318; 5,268,870; 5,272,669; 5,418,752; 5,602,987. Other U.S. and foreign patents  
awarded and pending.  
Document 20-10-00038 Rev. 12.0  
Revision History  
Date  
Revision  
Description  
February 2007  
12.0  
Merged CFlash 11.2 manual with CF ExtremeIII  
v1.2 to create v12.0; updated to comply with CFA  
Spec v4.0.  
© 2007 SanDisk Corporation  
i
Rev. 12.0, 02/07  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
02/07, Rev. 12.0  
ii  
© 2007 SanDisk Corporation  
Table of Contents  
CHAPTER 1  
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1  
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1  
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2  
Scope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2  
CompactFlash Standard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2  
PCMCIA Standard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3  
Related Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3  
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3  
CHAPTER 2  
Product Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1  
System Environmental Specifications . . . . . . . . . . . . . . . . . . . . . . . . 2-1  
System Power Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1  
System Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3  
System Reliability. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4  
Physical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4  
CHAPTER 3  
Interface Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1  
Physical Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1  
Electrical Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3  
Electrical Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8  
Card Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-20  
I/O Transfer Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-25  
True IDE Mode I/O Transfer Function . . . . . . . . . . . . . . . . . . . . . . . 3-26  
CHAPTER 4  
ATA Register Set and Protocol . . . . . . . . . . . . . . . . . . . . . . . . 4-1  
I/O Primary and Secondary Address Configurations . . . . . . . . . . . . 4-1  
Contiguous I/O Mapped Addressing . . . . . . . . . . . . . . . . . . . . . . . . . 4-2  
© 2007 SanDisk Corporation  
i
Rev. 12.0, 02/07  
Table of Contents  
SanDisk CompactFlash Card OEM Product Manual  
Memory Mapped Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4-3  
True IDE Mode Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4-4  
ATA Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4-4  
CHAPTER 5  
ATA Command Description . . . . . . . . . . . . . . . . . . . . . . . . . . 5-1  
ATA Command Set. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5-1  
Error Posting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5-29  
CHAPTER 6  
APPENDIX A  
APPENDIX B  
APPENDIX C  
CIS Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-1  
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-1  
Limited Warranty . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-1  
Disclaimer of Liability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . C-1  
02/07, Rev. 12.0  
ii  
© 2007 SanDisk Corporation  
CHAPTER 1  
Introduction  
1.1  
General Description  
SanDisk CompactFlash® Memory Card products provide high capacity solid-state flash  
memory that electrically complies with the Personal Computer Memory Card International  
Association ATA (PC Card ATA) standard. (In Japan, the applicable standards group is  
JEIDA.) The CompactFlash Memory Card Series also supports a True IDE Mode that is  
electrically compatible with an IDE disk drive. The original CF form factor card can be used in  
any system that has a CF slot, and with a Type II PCMCIA adapter can be used in any system  
that has a PCMCIA Type II or Type III socket.  
CompactFlash Memory cards use SanDisk Flash memory, which was designed by SanDisk  
specifically for use in mass storage applications. In addition to the mass storage-specific flash  
memory chips, CompactFlash Memory cards include an on-card intelligent controller that  
provides a high level interface to the host computer. This interface allows a host computer to  
issue commands to the memory card to read or write blocks of memory. The host addresses the  
card in 512 byte sectors. Each sector is protected by a powerful Error Correcting Code (ECC).  
The on-card intelligent controller in the CompactFlash Memory Card manages interface  
protocols, data storage and retrieval as well as ECC, defect handling and diagnostics, power  
management and clock control. Once the card has been configured by the host, it appears to the  
host as a standard ATA (IDE) disk drive. Additional ATA commands have been provided to  
enhance system performance.  
The host system can support as many cards as there are CompactFlash and PCMCIA Type II or  
III card slots. The original form factor CompactFlash Memory cards require a PCMCIA Type  
II Adapter to be used in a PCMCIA Type II or Type III socket.  
Figure 1-1 SanDisk CompactFlash Card Block Diagram  
SanDisk CompactFlash  
Data In/Out  
SanDisk  
Host  
Interface  
Flash  
Memory  
Single Chip  
Controller  
Control  
© 2007 SanDisk Corporation  
1-1  
Rev. 12.0, 02/07  
Introduction  
SanDisk CompactFlash Card OEM Product Manual  
1.2  
Features  
SanDisk CompactFlash Memory cards provide the following system features:  
Up to 16 GB of mass storage data  
PC Card ATA protocol compatible  
True IDE Mode compatible  
Very low CMOS power  
Very high performance  
Very rugged  
Low weight  
Noiseless  
Low Profile  
+5 Volts or +3.3 Volts operation  
Automatic error correction and retry capabilities  
Supports power down commands and sleep modes  
Non-volatile storage (no battery required)  
MTBF >1,000,000 hours  
Minimum 10,000 insertions  
1.3  
1.4  
Scope  
This document describes the key features and specifications of CompactFlash Memory cards,  
as well as the information required to interface this product to a host system. Retail  
CompactFlash specifications are not covered in this manual.  
CompactFlash Standard  
SanDisk CompactFlash Memory cards are fully compatible with the CompactFlash  
Specification published by the CompactFlash Association. Contact the CompactFlash  
Association for more information.  
CompactFlash Association  
P.O. Box 51537  
Palo Alto, CA 94303  
USA  
Phone: 415-843-1220  
Fax: 415-493-1871  
www.compactflash.org  
02/07, Rev. 12.0  
1-2  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Introduction  
1.5  
PCMCIA Standard  
SanDisk CompactFlash Memory cards are fully electrically compatible with the PCMCIA  
specifications listed below:  
PCMCIA PC Card Standard, 7.0, February 1999  
PCMCIA PC Card ATA Specification, 7.0, February 1999  
These specifications may be obtained from:  
PCMCIA  
2635 N. First Street, Suite 209  
San Jose, CA 95131  
USA  
Phone: 408-433-2273  
Fax: 408-433-9558  
1.6  
1.7  
Related Documentation  
ATA operation is governed by the ATA-4 specification published by ANSI. For more  
information, refer to the American National Standard X3.221: AT Attachment for Interface for  
Disk Drives document.  
Documentation can be ordered from IHS by calling 1-800-854-7179 or accessing their Web  
site: http://global.ihs.com.  
Functional Description  
CompactFlash Memory cards contain a high level, intelligent subsystem as shown in the block  
diagram, Figure 1-1. This intelligent (microprocessor) subsystem provides many capabilities  
not found in other types of memory cards. These capabilities include the following:  
Standard ATA register and command set (same as found on most magnetic disk drives).  
Host independence from details of erasing and programming flash memory.  
Sophisticated system for managing defects (analogous to systems found in magnetic disk  
drives).  
Sophisticated system for error recovery including a powerful error correction code (ECC).  
Power management for low power operation.  
Implementation of dynamic and static wear-leveling to extend card’s life.  
© 2007 SanDisk Corporation  
1-3  
Rev. 12.0, 02/07  
Introduction  
SanDisk CompactFlash Card OEM Product Manual  
1.7.1  
Technology Independence  
The 512-byte sector size of the CompactFlash Memory Card is the same as that in an IDE  
magnetic disk drive. To write or read a sector (or multiple sectors), the host computer software  
simply issues a Read or Write command to the card. This command contains the address and  
the number of sectors to write/read. The host software then waits for the command to  
complete.  
The host software does not get involved in the details of how the flash memory is erased,  
programmed or read. This is extremely important as flash devices are expected to get more and  
more complex in the future. Because the CompactFlash Memory Card Series uses an  
intelligent on-board controller, the host system software will not require changing as new flash  
memory evolves. In other words, systems that support CompactFlash Memory cards now, will  
be able to access future SanDisk cards built with new flash technology without having to  
update or change host software.  
1.7.2  
Defect and Error Management  
CompactFlash Memory cards contain a sophisticated defect and error management system.  
This system is analogous to the systems found in magnetic disk drives and in many cases  
offers enhancements. If necessary, the cards will rewrite data from a defective sector to a good  
sector. This is completely transparent to the host and does not consume any user data space.  
The CompactFlash Memory Card soft error rate specification is much better than the magnetic  
disk drive specification. In the extremely rare case a read error does occur, CompactFlash  
Memory cards have innovative algorithms to recover the data by using hardware on-the-fly  
Error Detection Code/Error Correction Code (EDC/ECC), based on a BCH algorithm.  
These defect and error management systems, coupled with the solid state construction, give  
SanDisk CompactFlash cards unparalleled reliability  
1.7.3  
1.7.4  
Wear Leveling  
Wear Leveling is an intrinsic part of the erase pooling functionality of SanDisk CompactFlash  
using NAND memory. The CF WEAR LEVEL command is supported as a NOP operation to  
maintain backward compatibility with existing software utilities. Advanced features of  
dynamic and static wear-leveling, and automatic block management are used to ensure high  
data reliability and maximize flash life expectancy.  
Using Erase Sector and Write Commands  
SanDisk CompactFlash Memory cards support the CF ERASE SECTOR and WRITE  
WITHOUT ERASE commands. In some applications, write operations may be faster if the  
addresses being written are first erased with the ERASE SECTOR command. WRITE  
WITHOUT ERASE behaves as a normal write command and no performance gain results  
from its use.  
02/07, Rev. 12.0  
1-4  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Introduction  
1.7.5  
Automatic Sleep Mode  
A unique feature of the SanDisk CompactFlash Memory Card is automatic entrance and exit  
from sleep mode. Upon completion of a command, the card will enter sleep mode to conserve  
power if no further commands are received within 5 msec. The host does not have to take any  
action for this to occur. In most systems, the CompactFlash Memory Card is in sleep mode  
except when the host is accessing it, thus conserving power. The delay from command  
completion to entering sleep mode is adjustable.  
When the host is ready to access the card and is in sleep mode, any command issued to it will  
cause the card to exit sleep and respond. The host does not have to follow the ATA protocol of  
issuing a reset first. It may do this if desired, but it is not needed. By not issuing the reset,  
performance is improved through the reduction of overhead but this must be done only for the  
SanDisk products as other ATA products may not support this feature.  
1.7.6  
1.7.7  
Dynamic Adjustment of Performance vs. Power Consumption  
This feature is no longer supported. This command will be treated as a NOP (No Operation) to  
guarantee backward compatibility.  
Power Supply Requirements  
This is a dual voltage product, which means it will operate at a voltage range of 3.30 volts ±  
5% or 5.00 volts ± 10%. Per the PCMCIA specification Section 2.1.1, the host system must  
apply 0 volts in order to change a voltage range. This same procedure of providing 0 volts to  
the card is required if the host system applies an input voltage outside the desired voltage by  
more than 15%. This means less than 4.25 volts for the 5.00-volt range and less than 2.75 volts  
for the 3.30 volt range.  
© 2007 SanDisk Corporation  
1-5  
Rev. 12.0, 02/07  
Introduction  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
02/07, Rev. 12.0  
1-6  
© 2007 SanDisk Corporation  
CHAPTER 2  
Product Specifications  
For all the following specifications, values are defined at ambient temperature and nominal  
supply voltage unless otherwise stated.  
2.1  
System Environmental Specifications  
Table 2-1 contains environmental specifications which include temperature, humidity, acoustic  
noise, vibration, shock and altitude.  
Table 2-1  
Environmental Specifications  
CompactFlash  
CompactFlash Extreme III  
Operating:  
0° C to 70° C  
-25° C to 85° C  
Temperature  
Humidity  
Non-operating:  
-25° C to 85° C  
-25° C to 85° C  
8% to 95% non-condensing  
8% to 95% non-condensing  
0 dB  
Operating:  
Non-operating:  
At 1 meter:  
8% to 95% non-condensing  
8% to 95% non-condensing  
0 dB  
Acoustic Noise  
Vibration  
Operating:  
15 G peak to peak maximum  
15 G peak to peak maximum  
15 G peak to peak maximum  
15 G peak to peak maximum  
2,000 G maximum  
Non-operating:  
Operating:  
2,000 G maximum  
2,000 G maximum  
Shock  
Non-operating:  
2,000 G maximum  
Altitude  
(relative to sea  
level)  
Operating:  
80,000 ft. maximum  
80,000 ft. maximum  
80,000 ft. maximum  
80,000 ft. maximum  
Non-operating:  
2.2  
System Power Requirements  
All values quoted in Table 2-2 are typical at 25° C and nominal supply voltage unless otherwise  
stated.  
© 2007 SanDisk Corporation  
2-1  
Rev. 12.0, 02/07  
Product Specifications  
SanDisk CompactFlash Card OEM Product Manual  
Sleep mode currently is specified under the condition that all card inputs are static CMOS  
levels and in a "Not Busy" operating state.  
Table 2-2  
Power Requirements  
DC Input Voltage (Vcc)  
100 mV max. ripple (p-p)  
3.3V +/- 5%  
5V +/- 10%  
Memory Subsystema  
CompactFlash Memory Card  
Sleep  
Up to 512 MB  
300 µ  
600 µ  
500 µ  
800 µ  
1.0 GB  
Over 1.0 GB  
1 mA  
1.2 mA  
55 mA  
70 mA  
100 mA  
Read  
50 mA  
65 mA  
100 mA  
Write  
Read/Write Peak  
Memory Subsystema  
CompactFlash Extreme III Memory Card  
Sleep  
Up to 512 MB  
512 MB to 1.5 GB  
Over 1.5 GB  
Read  
300 µ  
600 µ  
500 µ  
800 µ  
1 mA  
1.2 mA  
100 mA  
100 mA  
100 mA  
75 mA  
75 mA  
100 mA  
Write  
Read/Write Peak  
a. Maximum average value.  
02/07, Rev. 12.0  
2-2  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Product Specifications  
2.3  
System Performance  
All performance timings assume the CompactFlash Memory Card Series controller is in the  
default (i.e., fastest) mode.  
Table 2-3  
Performance  
CompactFlash Memory Card  
Start-up Times  
Sleep to Write  
Sleep to Read  
Reset to Ready  
2.5 ms maximum  
20 ms maximum  
50 ms typical; 400 ms maximum  
Programmable  
Active to Sleep Delay  
20.0 MB/sec burst  
16.0 MB/sec burst  
Data Transfer Rate To/From Flash  
Data Transfer Rate To/From Host  
Controller Overhead  
Command to DRQ  
50 ms maximum  
CompactFlash Extreme III Memory Card  
Start-up Times  
Sleep to Write  
Sleep to Read  
Reset to Ready  
2.5 ms maximum  
20 ms maximum  
50 ms typical; 400 ms maximum  
20.0 MB/sec burst  
Data Transfer Rate To/From Flash  
Data Transfer Rate To/From Host  
25.0 MB/sec burst  
Maximum Performance  
Sequential Read  
20.0 MB/sec  
20.0 MB/sec  
Sequential Write  
NOTE: The Sleep to Write and Sleep to Read times are the times it takes the  
CompactFlash Memory Card to exit sleep mode when any command  
is issued by the host to when the card is reading or writing.  
CompactFlash Memory cards do not require a reset to exit sleep  
mode.  
© 2007 SanDisk Corporation  
2-3  
Rev. 12.0, 02/07  
Product Specifications  
SanDisk CompactFlash Card OEM Product Manual  
2.4  
System Reliability  
Table 2-4  
Reliability  
>1,000,000 hours  
None  
MTBF (@ 25 C)  
Preventative Maintenance  
Data Reliability  
<1 non-recoverable error in 1014 bits read  
<1 erroneous correction in 1020 bits read  
2.5  
Physical Specifications  
Refer to Table 2-5 and see Figure 2-1 for CompactFlash Memory Card physical specifications  
and dimensions.  
Table 2-5  
CompactFlash Physical Dimensions  
11.4 g (.40 oz) typical, 14.2 g (.50 oz) maximum  
Weight  
Length  
Width  
36.40 ± 0.15 mm (1.433 ± .006 in)  
42.80 ± 0.10 mm (1.685 ± .004 in)  
3.3 mm ± 0.10 mm (.130 ± .004 in) (Excluding Lip)  
Thickness  
02/07, Rev. 12.0  
2-4  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Product Specifications  
Figure 2-1 CompactFlash Memory Card Dimensions  
© 2007 SanDisk Corporation  
2-5  
Rev. 12.0, 02/07  
Product Specifications  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
02/07, Rev. 12.0  
2-6  
© 2007 SanDisk Corporation  
CHAPTER 3  
Interface Description  
3.1  
Physical Description  
The host connects to SanDisk CompactFlash Memory cards using a standard 50-pin connector  
consisting of two rows of 25 female contacts each on 50 mil (1.27 mm) centers.  
3.1.1  
Pin Assignments and Types  
The signal/pin assignments are listed in Table 3-1. Low active signals have a "-" prefix. Pin  
types are Input, Output or Input/Output. Sections 3.3.1 and 3.3.2 define the DC characteristics  
for all input and output type structures..  
Table 3-1  
PC Card Memory Mode Pin Assignments  
Signal  
Signal  
Name  
Pin No.  
1
Name  
GND  
D03  
D04  
D05  
D06  
D07  
-CE1  
A10  
-OE  
A09  
A08  
A07  
VCC  
A06  
A05  
A04  
A03  
A02  
A01  
A00  
D00  
D01  
D02  
WP  
Pin Type  
I/O Type  
Ground  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I3U  
Pin No.  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
Pin Type  
I/O Type  
Ground  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I3U  
-CD1  
D11  
O
I/O  
I/O  
I/O  
I/O  
I/O  
I
2
I/O  
3
I/O  
D12  
4
I/O  
D13  
5
I/O  
D14  
6
I/O  
D15  
7
I
-CE2  
-VS1  
8
I
I1Z  
O
I
Ground  
I3U  
9
I
I3U  
-IORD  
-IOWR  
-WE  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
I
I1Z  
I
I3U  
I
I1Z  
I
I3U  
I
I1Z  
RDY/BSY  
VCC  
O
OT1  
Power  
I1Z  
Power  
I2Z  
I
-CSEL  
-VS2  
I
I
I
I1Z  
O
I
OPEN  
I2Z  
I1Z  
RESET  
-WAIT  
-INPACK  
-REG  
BVD2  
BVD1  
D08  
I
I1Z  
O
O
I
OT1  
I
I1Z  
OT1  
I
I1Z  
I3U  
I
I1Z  
I/O  
I/O  
I/O  
I/O  
I/O  
I1U,OT1  
I1U,OT1  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
Ground  
I/O  
I/O  
I/O  
O
O
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
OT3  
D09  
D10  
-CD2  
Ground  
GND  
© 2007 SanDisk Corporation  
3-1  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
PC Card I/O Pin Assignments are contained in Table 3-2.  
Table 3-2 PC Card I/O Mode Pin Assignments  
Signal  
Name  
Signal  
Name  
Pin No.  
1
Pin Type  
I/O Type  
Ground  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I3U  
Pin No.  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
Pin Type  
I/O Type  
Ground  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I3U  
GND  
D03  
D04  
D05  
D06  
D07  
-CE1  
A10  
-CD1  
D11  
O
I/O  
I/O  
I/O  
I/O  
I/O  
I
2
I/O  
3
I/O  
D12  
4
I/O  
D13  
5
I/O  
D14  
6
I/O  
D15  
7
I
-CE2  
8
I
I1Z  
-VS1  
O
I
Ground  
I3U  
9
-OE  
I
I3U  
-IORD  
-IOWR  
-WE  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
A09  
I
I1Z  
I
I3U  
A08  
I
I1Z  
I
I3U  
A07  
I
I1Z  
-IREQ  
VCC  
O
OT1  
VCC  
A06  
Power  
I1Z  
Power  
I2Z  
I
-CSEL  
-VS2  
I
A05  
I
I
I1Z  
O
I
OPEN  
I2Z  
A04  
I1Z  
RESET  
-WAIT  
-INPACK  
-REG  
-SPKR  
-STSCHG  
D08  
A03  
I
I1Z  
O
O
I
OT1  
A02  
I
I1Z  
OT1  
A01  
I
I1Z  
I3U  
A00  
I
I1Z  
I/O  
I/O  
I/O  
I/O  
I/O  
I1U,OT1  
I1U,OT1  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
Ground  
D00  
D01  
D02  
-IOIS16  
-CD2  
I/O  
I/O  
I/O  
O
O
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
OT3  
D09  
D10  
Ground  
GND  
True IDE Mode Pin Assigments are contained in Table 3-3.  
Table 3-3  
True IDE Mode Pin Assignments  
Pin  
No.  
Signal  
Signal  
Name  
Name  
GND  
D03  
D04  
D05  
D06  
D07  
-CS0  
A10  
Pin Type  
I/O Type  
Ground  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I3Z  
Pin No.  
26  
Pin Type  
I/O Type  
Ground  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
I3Z  
1
2
3
4
5
6
7
8
I/O  
I/O  
I/O  
I/O  
I/O  
I
-CD1  
D11  
O
I/O  
I/O  
I/O  
I/O  
I/O  
I
27  
28  
D12  
D13  
D14  
D15  
-CS1  
-VS1  
29  
30  
31  
32  
I
I1Z  
33  
O
Ground  
02/07, Rev. 12.0  
3-2  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Table 3-3  
True IDE Mode Pin Assignments  
Pin  
No.  
Signal  
Name  
Signal  
Name  
Pin Type  
I/O Type  
I3U  
Pin No.  
34  
Pin Type  
I/O Type  
I3Z  
9
-ATA SEL  
A09  
I
-IORD  
-IOWR  
-WE  
I
I
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
I
I1Z  
35  
I3Z  
A08  
I
I1Z  
36  
I
I3U  
A07  
I
I1Z  
37  
INTRQ  
VCC  
O
OZ1  
VCC  
A06  
Power  
I1Z  
38  
Power  
I2U  
I
39  
-CSEL  
-VS2  
I
A05  
I
I
I1Z  
40  
O
I
OPEN  
I2Z  
A04  
I1Z  
41  
RESET  
IORDY  
-DMARQ  
-DMACK  
-DASP  
-PDIAG  
D08  
A03  
I
I1Z  
42  
O
O
I
OT1  
A02  
I
I1Z  
43  
OZ1  
A01  
I
I1Z  
44  
I3U  
A00  
I
I1Z  
45  
I/O  
I/O  
I/O  
I/O  
I/O  
I1U,ON1  
I1U,ON1  
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
Ground  
D00  
I/O  
I/O  
I/O  
O
O
I1Z,OZ3  
I1Z,OZ3  
I1Z,OZ3  
ON3  
Ground  
46  
D01  
47  
D02  
48  
D09  
-IOCS16  
-CD2  
49  
D10  
50  
GND  
3.2  
Electrical Description  
The CompactFlash Memory Card Series is optimized for operation with hosts, which support  
the PCMCIA I/O interface standard conforming to the PC Card ATA specification. However,  
the card may also be configured to operate in systems that support only the memory interface  
standard. The CompactFlash card configuration is controlled using the standard PCMCIA  
configuration registers starting at address 200h in the Attribute Memory space of the card.  
Table 3-4 describes the I/O signals. Signals whose source is the host are designated as inputs  
while signals that the card sources are outputs. SanDisk CompactFlash Memory Card logic  
levels conform to those specified in Section 3.3 of the PCMCIA Release 2.1 Specification.  
NOTE: The sleep-to-write and sleep-to-read times are the time it takes the  
card to exit sleep mode when any command is issued by the host to  
when the card is reading or writing. CompactFlash Memory cards do  
not require a reset to exit sleep mode.  
© 2007 SanDisk Corporation  
3-3  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
The SanDisk CompactFlash Memory Card signals are described in Table 3-4.  
Table 3-4 Signal Description  
Signal Name  
Dir.  
Pin  
Description  
A10-A0  
I
8, 10, 11, 12, 14,  
15, 16, 17, 18, 19,  
20  
These address lines, along with the -REG  
signal, are used to select the following: I/O port  
address registers within the card, memory-  
mapped port address registers within the card,  
a byte in the card's information structure and its  
configuration control and status registers.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
A2-A0  
I
18, 19, 20  
In True IDE Mode only A[2:0] is used to select  
one of eight registers in the Task File.  
(True IDE Mode)  
A10-A3  
In True IDE Mode these remaining address  
lines should be grounded by the host.  
(True IDE Mode)  
BVD1  
I/O  
46  
This signal is asserted high as the BVD1 signal  
since a battery is not used with this product.  
(PC Card Memory Mode)  
-STSCHG  
The Status Changed signal is asserted low to  
alert the host to changes in the RDY/-BSY and  
Write Protect states, while the I/O interface is  
configured. Its use is controlled by the Card  
Config. and Status Register.  
(PC Card I/O Mode)  
-PDIAG  
In the True IDE Mode, this input/output is the  
Pass Diagnostic signal in the master/slave  
handshake protocol.  
(True IDE Mode)  
BVD2  
I/O  
45  
This output line is always driven to a high state  
in Memory Mode since a battery is not required  
for this product.  
(PC Card Memory Mode)  
-SPKR  
This output line is always driven to a high state  
in I/O Mode since this product does not support  
the audio function.  
(PC Card I/O Mode)  
-DASP  
In the True IDE Mode, this input/output is the  
Disk Active/Slave Present signal in the master/  
slave handshake protocol.  
(True IDE Mode)  
-CD1, -CD2  
O
I
26, 25  
7, 32  
These Card Detect pins are connected to  
ground on the card. They are used by the host  
to determine if the card is fully inserted into its  
socket.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
(True IDE Mode)  
-CE1, -CE2  
The Card Enable input signals are used both to  
select the card and to indicate to the card  
whether a byte or a word operation is being  
performed. -CE2 always accesses the odd  
byte of the word. -CE1 accesses the even byte  
or the Odd byte of the word depending on A0  
and -CE2. A multiplexing scheme based on  
A0, -CE1, -CE2 allows 8 bit hosts to access all  
data on D0-D7.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
-CS0, -CS1  
In True IDE Mode, -CS0 is the chip select for  
the Task File registers while -CS1 is used to  
select the Alternate Status Register and the  
Device Control Register.  
(True IDE Mode)  
-CSEL  
I
39  
This signal is not used for PC Card Memory  
Mode or PC Card I/O Mode.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
02/07, Rev. 12.0  
3-4  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Table 3-4  
Signal Description  
Signal Name  
Dir.  
Pin  
Description  
-CSEL  
This internally pulled up signal is used to  
configure this device as a master or slave when  
configured in the True IDE Mode. When this pin  
is grounded, this device is configured as a  
master. When the pin is open, this device is  
configured as a slave.  
(True IDE Mode)  
D15-D00  
I/O  
31, 30, 29, 28, 27,  
49, 48, 47, 6, 5, 4,  
3, 2, 23, 22, 21  
These lines carry the data, commands and  
status information between the host and the  
controller. D00 is the LSB of the Even Byte of  
the word. D08 is the LSB of the Odd Byte of the  
word.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
D15-D00  
In True IDE Mode, all Task File operations  
occur in byte mode on the low order bus D00-  
D07 while all data transfers are 16 bits using  
D00-D15.  
(True IDE Mode)  
GND  
--  
1, 50  
43  
Ground.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
(True IDE Mode)  
-INPACK  
O
This signal is not used in this mode.  
(PC Card Memory Mode)  
-INPACK  
The Input Acknowledge signal is asserted by  
the card when it is selected and responding to  
an I/O read cycle at the address that is on the  
address bus. This signal is used by the host to  
control the enable of any input data buffers  
between the card and the CPU.  
(PC Card I/O Mode)  
-DMARQ  
This signal is used for DMA data transfers  
between host and device and is asserted by the  
device when it is ready to transfer data to or  
from the host. The direction of data transfer is  
controlled by DIOR- and DIOW-. This signal is  
used in a handshake manner with DMACK-  
(i.e., the device waits until the host asserts  
DMACK- before negating DMARQ, and  
reasserting DMARQ if there is more data to  
transfer).  
(True IDE Mode)  
-IORD  
I
34  
This signal is not used in this mode.  
(PC Card Memory Mode)  
-IORD  
This is an I/O read strobe generated by the  
host. This signal gates I/O data onto the bus  
from the card when the card is configured to  
use the I/O interface.  
(PC Card I/O Mode)  
(True IDE Mode)  
-IOWR  
I
35  
This signal is not used in this mode.  
(PC Card Memory Mode)  
© 2007 SanDisk Corporation  
3-5  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 3-4  
Signal Description  
Signal Name  
Dir.  
Pin  
Description  
-IOWR  
The I/O write strobe pulse is used to clock I/O  
data on the Card Data bus into the card  
controller registers when the card is configured  
to use the I/O interface.  
(PC Card I/O Mode)  
(True IDE Mode)  
The clocking will occur on the negative to  
positive edge of the signal (trailing edge).  
-OE  
I
9
This is an output enable strobe generated by  
the host interface. It is used to read data from  
the card in Memory Mode and to read the CIS  
and configuration registers.  
(PC Card Memory Mode)  
-OE  
In PC Card I/O Mode, this signal is used to read  
the CIS and configuration registers.  
(PC Card I/O Mode)  
-ATA SEL  
To enable True IDE Mode this input should be  
grounded by the host.  
(True IDE Mode)  
RDY/-BSY  
O
37  
In Memory Mode, this signal is set high when  
the card is ready to accept a new data transfer  
operation and held low when the card is busy.  
The host memory card socket must provide a  
pull-up resistor.  
(PC Card Memory Mode)  
At power up and at reset, the RDY/-BSY signal  
is held low (busy) until the card has completed  
its power up or reset function. No access of any  
type should be made to the card during this  
time. The RDY/-BSY signal is held high  
(disabled from being busy) whenever the  
following condition is true: The card has been  
powered up with +RESET continuously  
disconnected or asserted.  
-IREQ  
I/O Operation–After the card has been  
configured for I/O operation, this signal is used  
as an interrupt request. This line is strobed low  
to generate a pulse mode interrupt or held low  
for a level mode interrupt.  
(PC Card I/O Mode)  
INTRQ  
In True IDE Mode, this signal is the active high  
Interrupt Request to the host.  
(True IDE Mode)  
-REG  
I
44  
This Attribute Memory Select signal is used  
during memory cycles to distinguish between  
Common Memory and Register (Attribute)  
Memory accesses: High for common memory,  
and low for attribute memory.  
(PC Card Memory Mode)  
-REG  
The signal must also be active (low) during I/O  
cycles when the I/O address is on the bus.  
(PC Card I/O Mode)  
02/07, Rev. 12.0  
3-6  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Table 3-4  
Signal Description  
Signal Name  
Dir.  
Pin  
Description  
-DMACK  
This signal is used by the host in response to  
DMARQ to initiate DMA transfers.  
(True IDE Mode)  
NOTE: This signal may be negated by the host  
to suspend the DMS transfer in process. For  
Multiword DMA transfers, the device may  
negate DMARQ with the tL specified time once  
the DMACK- is asserted and reasserted again  
at a later time to resume DMA operation.  
Alternatively, if the device is able to continue  
the data transfer, the device may leave  
DMARQ asserted and wait for the host to  
reassert DMACK-.  
RESET  
I
41  
When the pin is high, this signal resets the  
card. The card is reset only at power-up if this  
pin is left high or open from power-up. The card  
is also reset when the Soft Reset bit in the Card  
Configuration Option Register is set.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
-RESET  
In the True IDE Mode this input pin is the active  
low hardware reset from the host.  
(True IDE Mode)  
VCC  
--  
13, 38  
33, 40  
+5V, +3.3V power.  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
(True IDE Mode)  
-VS1  
O
Voltage Sense Signals. -VS1 is grounded so  
that the CompactFlash Card CIS can be read at  
3.3 volts and VS2 is open and reserved by  
PCMCIA for a secondary voltage.  
-VS2  
(PC Card Memory Mode)  
(PC Card I/O Mode)  
(True IDE Mode)  
-WAIT  
O
42  
SanDisk CompactFlash Memory cards do not  
assert the -WAIT signal.  
(PC Card Memory Mode)  
-WAIT  
SanDisk CompactFlash Memory cards do not  
assert the -WAIT signal.  
(PC Card I/O Mode)  
IORDY  
SanDisk CompactFlash Memory cards, except  
when in UDMA modes, do not assert an IORDY  
signal.  
(True IDE Mode)  
-WE  
I
36  
This is a signal driven by the host and used for  
strobing memory write data to the registers of  
the card when it is configured in the Memory  
Interface Mode. It is also used for writing the  
configuration registers.  
(PC Card Memory Mode)  
-WE  
In PC Card I/O Mode, this signal is used for  
writing the configuration registers.  
(PC Card I/O Mode)  
-WE  
In True IDE Mode this input signal is not used  
and should be connected to VCC by the host.  
(True IDE Mode)  
WP  
O
24  
Memory Mode–The CompactFlash Card does  
not have a write-protect switch. This signal is  
held low after the completion of the reset  
initialization sequence.  
(PC Card Memory Mode)  
© 2007 SanDisk Corporation  
3-7  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 3-4  
Signal Description  
Signal Name  
Dir.  
Pin  
Description  
-IOIS16  
I/O Operation–When the card is configured for  
I/O Operation, pin 24 is used for the -I/O  
Selected is 16 Bit Port (-IOIS16) function. A low  
signal indicates that a 16-bit or odd-byte only  
operation can be performed at the addressed  
port.  
(PC Card I/O Mode)  
-IOCS16  
This output signal is asserted low when this  
device is expecting a word data transfer cycle.  
(True IDE Mode)  
3.3  
Electrical Specification  
All D.C. Characteristics for the CompactFlash Memory Card Series are defined as follows:  
Typical conditions unless otherwise stated:  
VCC = 5V +/- 10%  
VCC = 3.3V +/- 5%  
Ta = 0° C to 60° C  
Absolute Maximum conditions:  
VCC = -0.3V min. to 6.5V max.  
V* = 0.5V min. to VCC + 0.5V max.  
*Voltage on any pin except VCC with respect to GND.  
3.3.1  
Input Leakage Control and Input Characteristics  
In Table 3-5, “x” refers to the characteristics described in Table 3-6. For example–"I1U"  
indicates a pull-up resistor with a Type 1 input characteristic.  
Table 3-5  
Input Leakage Control  
Type  
Parameter  
Symbol  
Conditions  
Vih=VCC/Vil=GND  
VCC=5.0V  
MIN  
-1  
MAX  
Unit  
uA  
lxZ  
Input Leakage Current  
IL  
1
IxU  
IxD  
Pull Up Resistor  
RPU1  
RPD1  
50k  
50k  
500k  
500k  
Ohm  
Ohm  
Pull Down Resistor  
VCC=5.0V  
NOTE: The minimum pull-up resistor leakage current meets the PCMCIA  
specification of 10k ohms but is intentionally higher in the  
CompactFlash Memory Card Series product to reduce power use.  
02/07, Rev. 12.0  
3-8  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Table 3-6 defines the input characteristics of the parameters in Table 3-5.  
Table 3-6  
Input Characteristics  
Min.  
Typ.  
Max.  
Min.  
Typ.  
Max.  
Type  
Parameter  
Input Voltage  
CMOS  
Symbol  
VCC = 3.3V  
VCC = 5.0V  
Unit  
1
Vih  
Vil  
2.4  
1.5  
4.0  
2.0  
V
0.6  
0.6  
0.8  
0.8  
2
3
Input Voltage  
CMOS  
Vih  
Vil  
V
V
Input Voltage  
Vth  
Vtl  
1.8  
1.0  
2.8  
2.0  
CMOS  
Schmitt Trigger  
3.3.2  
Output Drive Type and Characteristics  
In Table 3-7 "x" refers to the characteristics described in Table 3-8. For example–"OT3" refers  
to Totempole output with a Type 3 output drive characteristic.  
Table 3-7  
Output Drive Type  
Type  
OTx  
OZx  
OPx  
ONx  
Output Type  
Valid Conditions  
loh & lol  
Totempole  
Tri-state N-P Channel  
loh & lol  
P-Channel Only  
N-Channel Only  
loh only  
loh Only  
Table 3-8  
Output Drive Characteristics  
Type  
Parameter  
Symbol  
Conditions  
Min.  
VCC  
Typ.  
Max.  
Unit  
1
Output Voltage  
Output Voltage  
Output Voltage  
Voh  
loh= -4 mA  
V
-0.8V  
Vol  
lol= 4 mA  
Gnd  
+0.4V  
2
Voh  
loh= -8 mA  
VCC  
V
-0.8V  
Vol  
lol= 8 mA  
Gnd  
+0.4V  
3
Voh  
Vol  
loh= -8 mA  
lol= 8 mA  
VCC  
V
-0.8V  
Gnd  
+0.4V  
X
Tri-State  
Leakage Current  
loz  
Vol = Gnd  
Voh = VCC  
-10  
10  
uA  
© 2007 SanDisk Corporation  
3-9  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
3.3.3  
Power Up/Power Down Timing  
The timing specification in Table 3-9 was defined to permit peripheral cards to perform power-  
up initialization.  
Table 3-9  
Power Up/Power Down Timing  
Item  
Value  
Max.  
Symbol  
Condition  
Min.  
Unit  
CE Signal Levela  
Vi (CE)  
0V <VCC <2.0V  
0
ViMAX  
ViMAX  
ViMAX  
---  
V
2.0V <VCC <VIH  
<VCC - 0.1  
VIH  
<VIH <VCC  
CE Setup Time  
CE Setup Time  
CE Recover Time  
TSU (VCC)  
---  
20  
ms  
ms  
ms  
ms  
TSU (RESET)  
---  
20  
---  
T
REC (VCC)  
---  
0.001  
0.1  
---  
VCC Rising Timeb  
tpr  
10%-->90% of (VCC + 5%)  
300  
VCC Falling Timeb  
Reset Width  
tpf  
90% of (VCC + 5%)-->10%  
3.0  
300  
ms  
TW (RESET)  
Th (Hi-z Reset)  
TS (Hi-z Reset)  
---  
---  
---  
10  
1
---  
---  
---  
µs  
ms  
ms  
0
a. ViMAX means Absolute Maximum Voltage for Input in the period of 0V <VCC <2.0V, Vi (CE) is only  
0V~ViMAX  
.
b. The tpr and tpf are defined as "linear waveform" in the period of 10% to 90% or vice-versa. Even if  
the waveform is not "linear waveform," its rising and falling time must be met by this specification.  
Figure 3-1 Power Up/Power Down Timing for Systems supporting RESET  
tpr  
tSU(VCC)  
VCC Min.  
tSU(Reset)  
tSU(Reset)  
VIH  
2V  
-CE1, -CE2  
tW(Reset)  
th (Hi-z Reset)  
Hi-z  
Reset  
tW(Reset)  
VCC  
tpf  
VCC Min.  
trec  
VIH  
2V  
-CE1, -CE2  
ts (Hi-z Reset)  
Hi-z  
02/07, Rev. 12.0  
3-10  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Figure 3-2 Power Up/Power Down Timing for Systems not supporting RESET  
tpr  
VCC  
VCC Min.  
tSU(VCC  
)
VIH  
2V  
-CE1, -CE2  
Always Hi-z from system  
RESET  
Supplied by pull-up resistor  
on card (if present)  
tpf  
VCC  
VCC Min.  
trec  
VIH  
2V  
-CE1, -CE2  
3.3.4  
Common Memory Read Timing  
Table 3-10 contains common memory read timing specifications for all types of memory.  
NOTE: All timings measured at the CompactFlash Memory Card. Skews and  
delays from the system driver/receiver to the card must be accounted  
for by the system.  
Table 3-10 Common Memory Read Timing Specification  
100 ns  
Speed Version Item  
Read Cycle Time  
Symbol  
IEEE Symbol  
Min.  
Max.  
tc (R)  
tAVAV  
100  
---  
Address Access Timea  
ta (A)  
ta (CE)  
ta (OE)  
tAVQV  
tELQV  
tGLQV  
tGHQZ  
tEHQZ  
tELQNZ  
tGLQNZ  
tAXQX  
tAVGL  
---  
---  
---  
---  
---  
5
100  
100  
50  
50  
50  
---  
Card Enable Access Time  
Output Enable Access Time  
Output Disable Time from -OE  
Output Disable Time from -CE  
Output Enable Time from -CE  
Output Enable Time from -OE  
t
dis (OE)  
dis (CE)  
en (CE)  
t
t
ten (OE)  
5
---  
Data Valid from Add Changea  
Address Setup Time  
tv (A)  
0
---  
tsu (A)  
10  
---  
© 2007 SanDisk Corporation  
3-11  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 3-10 Common Memory Read Timing Specification  
100 ns  
Speed Version Item  
Address Hold Time  
Symbol  
IEEE Symbol  
Min.  
Max.  
th (A)  
tGHAX  
15  
---  
Card Enable Setup Time  
Card Enable Hold Time  
t
su(CE)  
tELGL  
0
---  
---  
th (CE)  
tGHEH  
15  
a. The -REG signal timing is identical to address signal timing  
3.3.5  
Common and Attribute Memory Write Timing  
The write timing specifications for Common and Attribute memory are the same.  
All timings measured at the CompactFlash Memory Card. Skews and delays from the system  
driver/receiver to the card must be accounted for by the system  
NOTE: SanDisk CompactFlash Memory cards do not assert the -WAIT  
signal.  
Table 3-11 Common and Attribute Memory Write Timing Specification  
100 ns  
Speed Version  
Write Cycle Time  
Symbol  
IEEE Symbol  
Min.  
Max.  
tc (W)  
tAVAV  
100  
---  
Write Pulse Width  
t
w (WE)  
su (A)  
tsu (A-WEH)  
su(CE-WEH)  
tWLWH  
tAVWL  
tAVWH  
tELWH  
tDVWH  
tWMDX  
tWMAX  
tWLQZ  
tGHQZ  
tWHQNZ  
tGLQNZ  
tGHWL  
tWHGL  
tELWL  
60  
10  
70  
70  
40  
15  
15  
---  
---  
5
---  
---  
---  
---  
---  
---  
---  
50  
50  
---  
---  
---  
---  
---  
---  
Address Setup Timea  
t
Address Setup Time for -WEa  
Card Enable Setup Time for -WE  
t
Data Setup Time form -WE  
Data Hold Time  
t
su(D-WEH)  
th (D)  
Write Recover Time  
t
rec (WE)  
tdis (WE)  
dis (OE)  
en (WE)  
en (OE)  
su(OE-WE)  
th(OE-WE)  
su (CE)  
th (CE)  
Output Disable Time from -WE  
Output Disable Time from -OE  
Output Enable Time from -WE  
Output Enable Time from -OE  
Output Enable Setup from -WE  
Output Enable Hold from -WE  
Card Enable Setup Time  
Card Enable Hold Time  
t
t
t
5
t
10  
10  
0
t
tGHEH  
15  
a. The -REG signal timing is identical to address signal timing.  
02/07, Rev. 12.0  
3-12  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
3.3.6  
Attribute Memory Read Timing Specification  
Table 3-12 contains common memory write timing specifications for all types of memory.  
NOTE: SanDisk CompactFlash Memory cards do not assert the -WAIT  
signal.  
Table 3-12 Attribute Memory Read Timing Specification  
300 ns  
Speed Version Item  
Read Cycle Time  
Symbol  
IEEE Symbol  
Min.  
Max.  
tc (R)  
tAVAV  
300  
---  
Address Access Timea  
ta (A)  
ta (CE)  
ta (OE)  
tAVQV  
tELQV  
tGLQV  
tGHQZ  
tGLQNZ  
tAXQX  
tAVGL  
tGHAX  
tELGL  
---  
---  
---  
---  
5
300  
300  
150  
100  
---  
Card Enable Access Time  
Output Enable Access Time  
Output Disable Time from -OE  
Output Enable Time from -OE  
t
dis (OE)  
ten (OE)  
Data Valid from Add Changea  
Address Setup Time  
tv (A)  
0
---  
tsu (A)  
30  
20  
0
---  
Address Hold Time  
th (A)  
---  
Card Enable Setup Time  
Card Enable Hold Time  
tsu(CE)  
---  
th (CE)  
tGHEH  
20  
---  
a. The -REG signal timing is identical to address signal timing  
3.3.7  
Memory Timing Diagrams  
Figure 3-3 Common and Attribute Memory Read Timing Diagram  
NOTE 1:  
Shaded areas may be high or low.  
© 2007 SanDisk Corporation  
3-13  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Figure 3-4 Common and Attribute Memory Write Timing Diagram  
NOTE 1:  
Shaded areas may be high or low.  
NOTE 2:  
NOTE 3:  
NOTE 4:  
When the data I/O pins are in the output state, no signals shall be applied to  
the data pins (D[15::0]) by the host system  
May be high or low for write timing, but restrictions on -OE from previous  
figures apply.  
SanDisk CompactFlash Memory Cards do not assert the -WAIT signal.  
02/07, Rev. 12.0  
3-14  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
3.3.8  
I/O Read (Input) Timing Specification  
Figure 3-5 I/O Read Timing Diagram  
NOTE 1:  
NOTE 2:  
All timings are measured at the CompactFlash Memory Card.  
Skews and delays from the host system driver/receiver to the card must be  
accounted for by the system design.  
NOTE 3:  
D[15::0] signifies data provided by the card to the host system.  
Table 3-13 contains the read input timing specifications.  
NOTE: SanDisk CompactFlash Memory cards do ont assert a -WAIT signal.  
Table 3-13 I/O Read (Input) Timing Specification  
Symbol  
Item  
IEEE Symbol  
Min. (ns)  
Max. (ns)  
Data Delay after -IORD  
td (IORD)  
th (IORD)  
tw (IORD)  
tlGLQV  
---  
100  
Data Hold following -IORD  
-IORD Width Time  
tlGHQX  
tlGLIGH  
tAVIGL  
0
165  
70  
20  
5
---  
---  
---  
---  
---  
---  
---  
---  
Address Setup before -IORD  
Address Hold following -IORD  
-CE Setup before -IORD  
t
suA(IORD)  
thA(IORD)  
suCE(IORD)  
tlGHAX  
tELIGL  
t
-CE Hold following -IORD  
-REG Setup before -IORD  
-REG Hold following -IORD  
-INPACK Delay falling from -IORD  
-INPACK Delay rising from -IORD  
thCE(IORD)  
tlGHEH  
tRGLIGL  
tlGHRGH  
tlGLIAL  
tlGHIAH  
20  
5
tsuREG(IORD)  
thREG(IORD)  
0
45a  
45a  
tdfINPACK(IORD)  
tdrINPACK(IORD)  
0
---  
© 2007 SanDisk Corporation  
3-15  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 3-13 I/O Read (Input) Timing Specification  
Symbol  
Item  
IEEE Symbol  
Min. (ns)  
Max. (ns)  
35a  
-IOIS16 Delay falling from Address  
tdfIOIS16(ADR)  
tdrIOIS16(ADR)  
tAVISL  
---  
35a  
-IOIS16 Delay rising from Address  
tAVISH  
---  
a. The maximum load on -INPACK and -IOIS16 is 1 LSTTL with 50 pF total load.  
3.3.9  
I/O Write (Output) Timing Specification  
Figure 3-6 I/O Write Timing Diagram  
NOTE 1:  
NOTE 2:  
All timings are measured at the CompactFlash Memory Card.  
Skews and delays from the host system driver/receiver to the  
CompactFlash Memory Card must be accounted for by the system design.  
NOTE 3:  
D[15::0] signifies data provided by the host system to the CompactFlash  
Memory Card.  
02/07, Rev. 12.0  
3-16  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Table 3-14 contains the specification information related to the I/O Write Timing Diagram.  
Table 3-14 I/O Write Timing Specification  
Symbol  
Item  
IEEE Symbol  
Min. (ns)  
Max. (ns)  
Data Setup before -IOWR  
tsu (IOWR)  
th (IOWR)  
tDVIWL  
60  
---  
Data Hold following -IOWR  
-IOWR Width Time  
tWHDX  
tlWLIWH  
tAVIWL  
tlWHAX  
tELIWL  
tlWHEH  
tRGLIWL  
tlWHRGH  
tAVISL  
30  
165  
70  
20  
5
---  
---  
---  
---  
---  
---  
---  
---  
tw (IOWR)  
Address Setup before -IOWR  
Address Hold following -IOWR  
-CE Setup before -IOWR  
tsuA(IOWR)  
thA(IOWR)  
tsuCE(IOWR)  
thCE(IOWR)  
-CE Hold following -IOWR  
20  
5
-REG Setup before -IOWR  
-REG Hold following -IOWR  
-IOIS16 Delay falling from Address  
-IOIS16 Delay rising from -IORD  
-IOIS16 Delay falling from Address  
-IOIS16 Delay rising from Address  
tsuREG(IOWR)  
thREG(IOWR)  
tdfIOIS16(ADR)  
tdr-IOIS16(ADR)  
tdfIOIS16(ADR)  
tdrIOIS16(ADR)  
0
35a  
35  
---  
---  
---  
---  
tAVISH  
tAVISL  
35  
35  
tAVISH  
a. The maximum load on -IOIS16 is 1 LSTTL with 50 pF total load.  
3.3.10 True IDE Mode  
The following sections provide valuable information for the True IDE mode.  
De-skewing. The host will provide cable de-skewing for all signals originating from the  
device. The device will provide cable de-skewing for all signals originating at the host.  
All timing values and diagrams are shown and measured at the connector of the selected  
device.  
Transfer Timing. The minimum cycle time supported by devices in PIO Mode 3, 4 and  
Multiword DMA Mode 1, 2 respectively will always be greater than or equal to the minimum  
cycle time defined by the associated mode (e.g., a device supporting PIO Mode 4 timing will  
not report a value less than 120 ns. The minimum cycle time defined for PIO mode 4 timings).  
Register Transfers  
Figure 3-7 defines the relationships between the interface signals for register transfers.  
For PIO Modes 3 and above, the minimum value of t is specified by Word 68 in the  
0
IDENTIFY DEVICE parameter list. Table 3-15 defines the minimum value that will be  
placed in Word 68.  
In Figure 3-7, all signals shown with the asserted condition facing the top of the page. The  
negated condition is shown toward the bottom of the page relative to the asserted condi-  
tion.  
NOTE: SanDisk CompactFlash Memory cards do not assert an -IORDY  
signal.  
© 2007 SanDisk Corporation  
3-17  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Figure 3-7 Register Transfer to/from Device  
NOTE 1:  
NOTE 2:  
Device address consists of signals -CS0, -CS1 and -DA(2:0).  
Data consists of DD(7:0).  
Table 3-15 Register Transfer to/from Device  
Mode 4 (ns)  
PIO Timing Parameters  
a
Cycle time (min.)  
120  
t0  
t1  
Address valid to IORD-/IOWR- setup (min.)  
IORD-/IOWR- pulse width 8-bit (min.)  
25  
70  
a
t2  
a
IORD-/IOWR- recovery time (min.)  
25  
t2i  
t3  
t4  
t5  
t6  
IOWR- data setup (min.)  
IOWR- data hold (min.)  
IORD- data setup (min.)  
IORD- data hold (min.)  
IORD- data tri-state (max.)  
20  
10  
20  
5
b
30  
t6z  
t9  
IORD-/IOWR- to address valid hold (min.)  
10  
a. t0 is the minimum total cycle time, t2 is the minimum command active time, and t2i is the minimum  
command recovery time or command inactive time. The actual cycle time equals the sum of the  
actual command active time and the actual command inactive time. The three timing requirements  
of t0, t2, and t2i shall be met. The minimum total cycle time requirements are greater than the sum of  
t2 and t2i. This means a host implementation may lengthen either or both t2 or t2i to ensure that t0 is  
equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device imple-  
mentation shall support any legal host implementation.  
b. This parameter specifies the time from the negation edge of /IORD to the time that the data bus is  
no longer driven by the device (tri-state).  
02/07, Rev. 12.0  
3-18  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
PIO Data Transfers  
Figure 3-8 defines the relationships between the interface signals for PIO data transfers.  
For PIO Modes 3 and above, the minimum value of t is specified by Word 68 in the  
0
IDENTIFY DEVICE parameter list. Table 3-16 defines the minimum value that will be  
placed in Word 68.  
Figure 3-8 PIO Data Transfer to/from Device  
NOTE 1:  
NOTE 2:  
Device address consists of signals -CS0, -CS1 and -DA(2:0).  
Data consists of DD(15:0).  
© 2007 SanDisk Corporation  
3-19  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
The PIO data transfer parameters are defined in Table 3-16.  
NOTE: SanDisk CompactFlash Memory cards do not assert an -IORDY  
signal.  
Table 3-16 PIO Data Transfer to/from Device  
Mode 0  
(ns)  
Mode 1  
(ns)  
Mode 2  
(ns)  
Mode 3  
(ns)  
Mode 4  
(ns)  
PIO Timing Parameters  
a
Cycle time (min.)  
600  
70  
383  
50  
240  
30  
180  
30  
120  
25  
t0  
t1  
Address valid to IORD-/IOWR- setup  
(min.)  
a
IORD-/IOWR- pulse width 16-bit (min.)  
165  
125  
100  
80  
70  
t2  
t2ia  
t3  
IORD-/IOWR- recovery time (min.)  
IOWR- data setup (min.)  
IOWR- data hold (min.)  
---  
60  
30  
50  
5
---  
45  
20  
35  
5
---  
30  
15  
20  
5
70  
30  
10  
20  
5
25  
20  
10  
20  
5
t4  
t5  
IORD- data setup (min.)  
IORD- data hold (min.)  
t6  
b
IORD- data tri-state (max.)  
30  
30  
30  
30  
30  
t6z  
t9  
IORD-/IOWR- to address valid hold  
(min.)  
20  
15  
10  
10  
10  
a. t0 is the minimum total cycle time, t2 is the minimum command active time, and t2i is the minimum  
command recovery time or command inactive time. The actual cycle time equals the sum of the  
actual command active time and the actual command inactive time. The three timing requirements of  
t0, t2, and t2i shall be met. The minimum total cycle time requirements are greater than the sum of t2  
and t2i. This means a host implementation may lengthen either or both t2 or t2i to ensure that t0 is  
equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device imple-  
mentation shall support any legal host implementation.  
b. This parameter specifies the time from the negation edge of /IORD to the time that the data bus is no  
longer driven by the device (tri-state).  
3.4  
Card Configuration  
SanDisk CompactFlash Memory cards are identified by appropriate information in the Card  
Information Structure (CIS). The configuration registers are used to coordinate the I/O spaces  
and the interrupt level of cards that are located in the system.  
02/07, Rev. 12.0  
3-20  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
In addition, these registers provide a method for accessing status information about the card  
that may be used to arbitrate between multiple interrupt sources on the same interrupt level or  
to replace status information that appears on dedicated pins in memory cards that have  
alternate use in I/O cards.  
Table 3-17 Registers and Memory Space Decoding  
A8-  
-CE2  
-CE1  
-REG  
-OE  
X
-WE  
X
A10  
X
A9  
X
A4  
XX  
XX  
A3  
X
A2  
X
A1  
X
A0  
X
Selected Space  
Standby  
1
1
0
X
0
X
0
1
X
1
X
X
X
0
Configuration Registers  
Read  
1
0
0
X
1
0
0
0
1
0
0
0
1
0
1
1
1
0
1
1
1
0
0
0
1
1
1
1
1
1
1
0
0
0
0
X
X
X
X
X
X
X
X
X
X
1
XX  
XX  
XX  
XX  
XX  
XX  
XX  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
Common Memory Read  
(8-bit D7-D0)  
Common Memory Read  
(8-bit D15-D8)  
Common Memory Read  
(16-bit D15-D0)  
0
Configuration Registers  
Write  
X
X
X
X
X
0
Common Memory Write (8-  
bit D7-D0)  
Common Memory Write (8-  
bit D15-D8)  
Common Memory Write  
(16-bit D15-D0)  
X
1
1
0
0
0
0
0
0
0
1
0
1
0
1
0
0
X
0
0
X
XX  
XX  
XX  
X
X
X
X
X
X
X
X
X
0
0
1
Card Info Structure Read  
Invalid Access (CIS Write)  
Invalid Access (Odd  
Attribute Read)  
1
0
0
0
1
1
0
0
0
1
0
1
0
1
0
X
X
X
X
X
X
XX  
XX  
XX  
X
X
X
X
X
X
X
X
X
1
X
X
Invalid Access (Odd  
Attribute Write)  
Invalid Access (Odd  
Attribute Read)  
Invalid Access (Odd  
Attribute Write)  
NOTE: The location of the card configuration registers should always be  
read from the CIS since these locations may vary in future products.  
No writes should be performed to the card attribute memory except  
to the card configuration register addresses. All other attribute  
memory locations are reserved.  
© 2007 SanDisk Corporation  
3-21  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Decoding for the configuration registers is defined in Table 3-18.  
Table 3-18 Configuration Registers Decoding  
A8-  
-CE2  
X
-CE1  
-REG  
-OE  
0
-WE  
1
A10  
0
A9  
1
A4  
00  
00  
00  
00  
00  
00  
00  
00  
A3  
0
A2  
0
A1  
0
A0  
0
Selected Register  
Configuration Option Read  
Configuration Option Write  
Card Status Read  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
X
1
0
0
1
0
0
0
0
X
0
1
0
1
0
0
1
0
X
1
0
0
1
0
0
1
0
Card Status Write  
X
0
1
0
1
0
1
0
0
Pin Replacement Read  
Pin Replacement Write  
Socket and Copy Read  
Socket and Copy Write  
X
1
0
0
1
0
1
0
0
X
0
1
0
1
0
1
1
0
X
1
0
0
1
0
1
1
0
3.4.1  
Attribute Memory Function  
Attribute Memory is a space where a CompactFlash Memory Card identification and  
configuration information is stored, and is limited to 8-bit wide accesses only at even  
addresses. The card configuration registers are also located there.  
For the Attribute Memory Read function, signals -REG and -OE must be active and -WE  
inactive during the cycle. As in the Main Memory Read functions, the signals -CE1 and -CE2  
control the even-byte and odd-byte address, but only the even-byte data is valid during the  
Attribute Memory access. Refer to Table 3-19 for signal states and bus validity for the  
Attribute Memory function.  
NOTE: The -CE signal or both the -OE and -WE signal must be de-asserted  
between consecutive cycle operaitons.  
Table 3-19 Attribute Memory Function  
Function Mode  
Standby  
-REG  
-CE2  
H
-CE1  
A9  
X
A0  
X
-OE  
X
-WE  
X
D15-D8  
High Z  
High Z  
D7-D0  
X
L
H
L
High Z  
Read Byte Access CIS ROM  
(8 bits)  
H
L
L
L
H
Even  
Byte  
Write Byte Access CIS (8 bits)  
(Invalid)  
L
L
L
L
L
L
L
H
H
H
L
L
L
L
L
L
L
L
L
H
H
L
L
L
H
L
L
H
L
Don’t  
Care  
Even  
Byte  
Read Byte Access  
Configuration (8 bits)  
High Z  
Even  
Byte  
Write Byte Access  
Configuration (8 bits)  
L
H
L
Don’t  
Care  
Even  
Byte  
Read Word Access CIS  
(16 bits)  
X
X
X
X
H
L
Not Valid  
Even  
Byte  
Write Word Access CIS  
(16 bits) (Invalid)  
L
L
H
L
Don’t  
Care  
Even  
Byte  
Read Word Access  
Configuration (16 bits)  
L
H
H
H
L
Not Valid  
Even  
Byte  
Write Word Access  
Configuration (16 bits)  
L
H
Don’t  
Care  
Even  
Byte  
02/07, Rev. 12.0  
3-22  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
3.4.2  
Configuration Option Register (Address 200h in Attribute Memory)  
The Configuration Option Register is used to configure the card’s interface, address decoding  
and interrupt and to issue a soft reset to the CompactFlash Memory Card.  
Operation  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
R/W  
SRESET  
LevIREQ  
Conf5  
Conf4  
Conf3  
Conf2  
Conf1  
Conf0  
Bit  
Name  
Description  
D7  
SRESET  
Setting this bit to one (1), waiting the minimum reset width time and  
returning to zero (0) places the card in the Reset state. Setting this bit to "1"  
is equivalent to assertion of the +RESET signal except that the SRESET bit  
is not cleared. Returning this bit to "0" leaves the card in the same un-  
configured, Reset state as following power-up and hardware reset. This bit  
is set to "0" by power-up and hardware reset. Using the PCMCIA Soft  
Reset is considered a hard Reset by the ATA Commands. Contrast with  
Soft Reset in the Device Control Register.  
D6  
LevIREQ  
This bit is set to "1" when Level Mode Interrupt is selected, and"0" when  
Pulse Mode is selected. Set to "0" by Reset.  
D5-D0  
Conf 5–Conf0 Configuration Index. Set to "0" by reset. It's used to select operation mode  
of the card as shown below. NOTE: Conf5 and Conf4 are reserved and  
must be written as "0".  
Table 3-20 Card Configurations  
Conf5  
Conf4  
Conf3  
Conf2  
Conf1  
Conf0  
Disk Card Mode  
Memory Mapped  
0
0
0
0
0
0
0
0
0
0
0
1
I/O Mapped; any 16-byte system  
decoded boundary  
0
0
0
0
0
0
0
0
1
1
0
1
I/O Mapped; 1F0-1F7/3F6-3F7  
I/O Mapped; 170-177/376-377  
3.4.3  
Card Configuration and Status Register (Address 202h in Attribute Memory)  
The Card Configuration and Status Register contain information about the card's condition.  
Operation  
Read  
D7  
Changed  
0
D6  
D5  
D4  
0
D3  
0
D2  
D1  
Int  
0
D0  
0
SigChg  
SigChg  
IOis8  
IOis8  
PwrDwn  
PwrDwn  
Write  
0
0
0
© 2007 SanDisk Corporation  
3-23  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Card Configuration and Status Register (con’t)  
Bit  
Name  
Description  
D7  
Changed  
Indicates that one or both of the Pin Replacement Register CRdy, or  
CWProt bits are set to "1". When the Changed bit is set, -STSCHG Pin 46  
is held low if the SigChg bit is a "1" and the card is configured for the I/O  
interface.  
D6  
SigChg  
This bit is set and reset by the host to enable and disable a state-change  
"signal" from the Status Register, the Changed bit control pin 46 the  
Changed Status signal. If no state change signal is desired, this bit should  
be set to zero "0" and pin 46 (-STSCHG) signal will be held high while the  
card is configured for I/O  
D5  
D2  
IOis8  
The host sets this bit to a one "1" if the card is to be configured in an 8-bit  
I/O mode. The card is always configured for both 8- and 16-bit I/O, so this  
bit is ignored.  
PwrDwn  
This bit indicates whether the host requests the card to be in the power  
saving or active mode. When the bit is "1", the card enters a power down  
mode. When "0", the host is requesting the card to enter the active mode.  
The PCMCIA Rdy/-Bsy value becomes BUSY when this bit is changed.  
Rdy/-Bsy will not become Ready until the power state requested has been  
entered. The card automatically powers down when it is idle and powers  
back up when it receives a command  
D1  
Int  
This bit represents the internal state of the interrupt request. This value is  
available whether or not I/O interface has been configured. This signal  
remains true until the condition that caused the interrupt request has been  
serviced. If interrupts are disabled by the -IEN bit in the Device Control  
Register, this bit is a "0".  
3.4.4  
Pin Replacement Register (Address 204h in Attribute Memory)  
The Pin Replacement Register information is described below.  
Operation  
Read  
D7  
0
D6  
0
D5  
D4  
D3  
1
D2  
1
D1  
D0  
CRdy/-Bsy  
CRdy/-Bsy  
CWProt  
CWProt  
RRdy/-Bsy  
MRdy/-Bsy  
RWProt  
MWProt  
Write  
0
0
0
0
Bit  
Name  
Description  
D5  
CRdy/-Bsy  
This bit is set to "1" when the bit RRdy/-Bsy changes state. This bit can also  
be written by the host.  
D4  
D1  
CWProt  
This bit is set to "1" when the RWprot changes state. This bit may also be  
written by the host.  
RRdy/-Bsy  
This bit is used to determine the internal state of the Rdy/-Bsy signal. This  
bit may be used to determine the state of the Ready/-Busy as this pin has  
been reallocated for use as Interrupt Request on an I/O card. When written,  
this bit acts as a mask for writing the corresponding bit CRdy/-Bsy.  
MRdy/-Bsy  
RWProt  
This bit acts as a mask for writing the corresponding bit CRdy/-Bsy.  
D0  
This bit is always "0" because the card does not have a write-protect  
switch. When written, this bit acts as a mask for writing the corresponding  
bit CWProt.  
MWProt  
This bit when written acts as a mask for writing the corresponding bit  
CWProt.  
02/07, Rev. 12.0  
3-24  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
Interface Description  
Pin replacement changed bit/mask values are contained in Table 3-21.  
Table 3-21 Pin Replacement Changed Bit/Mask Bit Values  
Written by Host  
Initial Value of  
(C) Status  
“C” Bit  
“M” Bit  
Final “C” Bit  
Comments  
Unchanged  
0
1
X
X
0
1
0
0
1
1
0
1
0
1
Unchanged  
X
X
Cleared by host  
Set by host  
3.4.5  
Socket and Copy Register (Address 206h in Attribute Memory)  
This register contains additional configuration information. This register is always written by  
the system before writing the card's Configuration Index Register.  
Operation  
Read  
D7  
Reserved  
0
D6  
0
D5  
0
D4  
D3  
0
D2  
0
D1  
0
D0  
0
Drive#  
Write  
0
0
Drive# (0)  
X
X
X
X
Bit  
Name  
Description  
D7  
Reserved  
This bit is reserved for future standardization. This bit must be set to "0" by  
the software when the register is written.  
D4  
Drive#  
X
This bit indicates the drive number of the card if twin card configuration is  
supported.  
D3-D0  
(write)  
The socket number is ignored by the card.  
3.5  
I/O Transfer Function  
The following sections provide valuable information for the I/O Transfer function.  
3.5.1  
Common Memory Function  
The Common Memory transfer to or from SanDisk CompactFlash memory cards can be either  
8 or 16 bits. The card permits both 8- and 16-bit accesses to all of its Common Memory  
addresses.  
Table 3-22 Common Memory Function  
Function Code  
Standby  
-REG  
-CE2  
H
-CE1  
A0  
X
-OE  
X
-WE  
X
D15-D8  
High Z  
D7-D0  
High Z  
X
H
H
H
H
H
L
L
L
L
Byte Read Access  
(8 bits)  
H
L
L
H
High Z  
Even Byte  
Odd Byte  
Even Byte  
Odd Byte  
H
H
L
L
H
High Z  
Byte Write Access  
(8 bits)  
H
H
L
Don’t Care  
Don’t Care  
H
H
H
L
© 2007 SanDisk Corporation  
3-25  
Rev. 12.0, 02/07  
Interface Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 3-22 Common Memory Function  
Function Code  
-REG  
-CE2  
-CE1  
A0  
-OE  
-WE  
D15-D8  
D7-D0  
Word Read Access  
(16 bits)  
H
L
L
X
L
H
Odd Byte  
Even Byte  
Word Write Access  
(16 bits)  
H
H
H
L
L
L
L
H
H
X
X
X
H
L
L
H
L
Odd Byte  
Odd Byte  
Odd Byte  
Even Byte  
High Z  
Odd Byte Read Only  
(8 bits)  
Odd Byte Write Only  
(8 bits)  
H
Don’t Care  
3.6  
True IDE Mode I/O Transfer Function  
This section contains valuable information on the True IDE Mode I/O Transfer function.  
3.6.1  
True IDE Mode I/O Function  
SanDisk CompactFlash Memory cards can be configured in a True IDE Mode of operation.  
Cards are configured in this mode only when the -OE input signal is grounded by the host  
when power is applied to the cards. In this True IDE Mode, the PCMCIA protocol and  
configuration are disabled and only I/O operations to the Task File and Data Register are  
allowed. In this mode, no Memory or Attribute registers are accessible to the host.  
CompactFlash cards permit 8-bit data accesses if the user issues a Set Feature Command to put  
the device in 8-bit Mode.  
NOTE: Removing and reinserting the card while the host computer's power  
is on will reconfigure it to PC Card ATA mode from the original True  
IDE Mode. To configure the card in True IDE Mode, the 50-pin  
socket must be power cycled with the card inserted and -OE (output  
enable) grounded by the host.  
Table 3-23 defines the function of the operations for the True IDE Mode.  
Table 3-23 IDE Mode I/O Function  
Function Code  
Invalid Mode  
-CE2  
L
-CE1  
A0  
X
-IORD  
-IOWR  
D15-D8  
High Z  
D7-D0  
High Z  
L
H
L
X
X
H
L
X
X
L
Standby Mode  
H
X
High Z  
High Z  
Task File Write  
H
1.7h  
1-7h  
0
Don’t care  
High Z  
Data In  
Task File Read  
H
L
H
L
Data Out  
Even Byte In  
Even Byte Out  
Control In  
Status Out  
Data Register Write  
Data Register Read  
Control Register Write  
Alt Status Read  
H
L
H
L
Odd Byte in  
Odd Byte Out  
Don’t Care  
High Z  
H
L
0
H
L
L
H
H
6h  
6h  
H
L
L
H
02/07, Rev. 12.0  
3-26  
© 2007 SanDisk Corporation  
CHAPTER 4  
ATA Register Set and Protocol  
SanDisk CompactFlash Memory cards can be configured as a high performance I/O device  
through the following ways:  
Standard PC-AT disk I/O address spaces 1F0h-1F7h, 3F6h-3F7h (primary); 170h-177h,  
376h-377h (secondary) with IRQ 14 (or other available IRQ).  
Any system decoded 16-byte I/O block using any available IRQ.  
Memory space.  
The communication to or from the card is done using the Task File registers, which provide all  
the necessary registers for control and status information. The PCMCIA interface connects  
peripherals to the host using four register mapping methods. Table 4-1 is a detailed description  
of these methods.  
Table 4-1  
Standard I/O Configurations  
Config Index  
I/O or Memory  
Memory  
I/O  
Address  
Drive  
Description  
Memory Mapped  
0
1
0-F, 400-7FF  
XX0-XXF  
0
0
I/O Mapped 16 Contiguous  
Registers  
2
2
3
3
I/O  
I/O  
I/O  
I/O  
1F0-1F7, 3F6-3F7  
1F0-1F7, 3F6-3F7  
170-177, 376-377  
170-177, 376-377  
0
1
0
1
Primary I/O Mapped Drive 0  
Primary I/O Mapped Drive 1  
Secondary I/O Mapped Drive 0  
Secondary I/O Mapped Drive 1  
4.1  
I/O Primary and Secondary Address Configurations  
Table 3-2 contains configurations for primary and secondary I/O decoding.  
Table 4-2  
Primary and Secondary I/O Decoding  
-REG  
A9-A4  
A3  
A2  
A1  
A0  
-IORD=0  
-IOWR=0  
Even RD Dataa,b  
Even WR Dataa,b  
0
1F(17)  
0
0
0
0
Error Registera  
Sector Count  
Sector No.  
Featuresa  
0
1F(17)  
0
0
0
1
0
0
0
0
0
0
0
0
1F(17)  
1F(17)  
1F(17)  
1F(17)  
1F(17)  
1F(17)  
3F(37)  
3F(37)  
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
1
1
1
1
0
1
0
1
0
1
0
1
Sector Count  
Sector No.  
Cylinder Low  
Cylinder High  
Select Card/Head  
Status  
Cylinder Low  
Cylinder High  
Select Card/Head  
Command  
Alt Status  
Device Control  
Reserved  
Drive Address  
© 2007 SanDisk Corporation  
4-1  
Rev. 12.0, 02/07  
ATA Register Set and Protocol  
SanDisk CompactFlash Card OEM Product Manual  
a. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the  
combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair  
of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this  
word register overlaps the address space of the Error and Feature byte-wide registers that lie at off-  
set 1. When accessed twice as byte register with CE1 low, the first byte to be accessed is the even  
byte of the word and the second byte accessed is the odd byte of the equivalent word access.  
b. A byte access to register 0 with CE1 high and CE2 low accesses the error (read) or feature (write)  
register.  
4.2  
Contiguous I/O Mapped Addressing  
When the system decodes a contiguous block of I/O registers to select a CompactFlash  
Memory Card, the registers are accessed in the block of I/O space decoded by the system as  
follows:  
Table 4-3  
Contiguous I/O Decoding  
-REG  
A3  
A2  
A1  
A0  
Offset  
-IORD=0  
-IOWR=0  
Even RD Dataa  
Even WR Dataa  
0
0
0
0
0
0
Error Registerb  
Sector Count  
Sector No.  
Featuresb  
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
1
1
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
2
3
4
5
6
7
8
Sector Count  
Sector No.  
Cylinder Low  
Cylinder High  
Select Card/Head  
Status  
Cylinder Low  
Cylinder High  
Select Card/Head  
Command  
Dup Even RD Datab  
Dup Odd RD Datab  
Dup Even WR Datab  
Dup Odd WR Datab  
0
0
1
1
0
1
0
0
1
1
9
Dup Errorb  
Alt Status  
Dup Featuresb  
Device Ctl  
D
0
0
1
1
1
1
1
1
0
1
E
F
Drive Address  
Reserved  
a. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the  
combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair  
of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this  
word register overlaps the address space of the Error and Feature byte-wide registers that lie at off-  
set 1. When accessed twice as byte register with CE1 low, the first byte to be accessed is the even  
byte of the word and the second byte accessed is the odd byte of the equivalent word access. A  
byte access to register 0 with CE1 high and CE2 low accesses the error (read) or feature (write)  
register.  
b. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1.  
Register 8 is equivalent to register 0, while register 9 accesses the odd byte. Therefore, if the regis-  
ters are byte accessed in the order 9 then 8 the data will be transferred odd byte then even byte.  
Repeated byte accesses to register 8 or 0 will access consecutive (even than odd) bytes from the  
data buffer. Repeated word accesses to register 8, 9 or 0 will access consecutive words from the  
data buffer. Repeated byte accesses to register 9 are not supported. However, repeated alternating  
byte accesses to registers 8 then 9 will access consecutive (even then odd) bytes from the data  
buffer. Byte accesses to register 9 access only the odd byte of the data.  
02/07, Rev. 12.0  
4-2  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Register Set and Protocol  
4.3  
Memory Mapped Addressing  
When CompactFlash Memory Card registers are accessed via memory references, they appear  
in the common memory space window: 0-2K bytes as shown in Table 4-4.  
Table 4-4  
Memory Mapped Decoding  
A9-  
A4  
-REG  
A10  
A3  
A2  
A1  
A0  
Offset  
-OE=0  
-WE=0  
Even RD Dataa  
Even WR Dataa  
1
0
X
0
0
0
0
0
Error Registerb  
Sector Count  
Sector No.  
Featuresb  
1
0
X
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
X
X
X
X
X
X
X
0
0
0
0
0
0
1
0
0
1
1
1
1
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
2
3
4
5
6
7
8
Sector Count  
Sector No.  
Cylinder Low  
Cylinder High  
Select Card/Head  
Status  
Cylinder Low  
Cylinder High  
Select Card/Head  
Command  
Dup Even RD Datab  
Dup Odd RD Datab  
Dup Even WR Datab  
Dup Odd WR Datab  
1
1
0
0
X
X
1
1
0
1
0
0
1
1
9
Dup Errorb  
Alt Status  
Dup Featuresb  
Device Ctl  
D
1
1
1
0
0
1
X
X
X
1
1
X
1
1
1
1
X
0
1
0
E
F
8
Drive Address  
Reserved  
Even RD Datac  
Odd RD Datac  
Even WR Datac  
Even RD Datac  
X
1
1
X
X
X
X
1
9
a. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the  
combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair  
of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this  
word register overlaps the address space of the Error and Feature byte-wide registers that lie at off-  
set 1. When accessed twice as byte register with CE1 low, the first byte to be accessed is the even  
byte of the word and the second byte accessed is the odd byte of the equivalent word access. A byte  
access to register 0 with CE1 high and CE2 low accesses the error (read) or feature (write) register.  
b. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1.  
Register 8 is equivalent to register 0, while register 9 accesses the odd byte. Therefore, if the regis-  
ters are byte accessed in the order 9 then 8 the data will be transferred odd byte then even byte.  
Repeated byte accesses to register 8 or 0 will access consecutive (even than odd) bytes from the  
data buffer. Repeated word accesses to register 8, 9 or 0 will access consecutive words from the data  
buffer. Repeated byte accesses to register 9 are not supported. However, repeated alternating byte  
accesses to registers 8 then 9 will access consecutive (even then odd) bytes from the data buffer.  
Byte accesses to register 9 access only the odd byte of the data.  
c. Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses  
between 400h and 7FFh access register 9. This 1 KByte memory window to the data register is pro-  
vided so that hosts can perform memory to memory block moves to the data register when the regis-  
ter lies in memory space. Some hosts, such as the X86 processors, must increment both the source  
and destination addresses when executing the memory to memory block move instruction. Some  
PCMCIA socket adapters also have auto incrementing address logic embedded within them. This  
address window allows these hosts and adapters to function efficiently.  
Note that this entire window accesses the Data Register FIFO and does not allow random access to  
the data buffer within the card.  
© 2007 SanDisk Corporation  
4-3  
Rev. 12.0, 02/07  
ATA Register Set and Protocol  
SanDisk CompactFlash Card OEM Product Manual  
4.4  
True IDE Mode Addressing  
When a CompactFlash Memory Card is configured in the True IDE Mode the I/O decoding is  
as listed in Table 4-5.  
Table 4-5  
True IDE Mode I/O Decoding  
-CE2  
-CE1  
A2  
0
A1  
0
A0  
0
-IORD=0  
Even RD Data  
Error Register  
Sector Count  
Sector No.  
-IOWR=0  
Even WR Data  
Features  
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
0
1
0
Sector Count  
Sector No.  
0
1
1
1
0
0
Cylinder Low  
Cylinder High  
Select Card/Head  
Status  
Cylinder Low  
Cylinder High  
Select Card/Head  
Command  
1
0
1
1
1
0
1
1
1
1
1
0
Alt Status  
Device Control  
Reserved  
1
1
1
Drive Address  
4.5  
ATA Registers  
In accordance with the PCMCIA specification: each of the registers below which is located at  
an odd offset address may be accessed at its normal address and also the corresponding even  
address (normal address -1) using data bus lines (D15-D8) when -CE1 is high and -CE2 is low  
unless -IOIS16 is high (not asserted) and an I/O cycle is being performed.  
4.5.1  
Data Register (Address–1F0[170]; Offset 0, 8, 9)  
The Data Register is a 16-bit register, and it is used to transfer data blocks between the  
CompactFlash Memory Card data buffer and the host. This register overlaps the Error  
Register. The information in Table 3-6 describes the combinations of data register access and  
is provided to assist in understanding the overlapped Data Register and Error/Feature Register  
rather than attempt to define general PCMCIA word and byte access modes and operations.  
Refer to the PCMCIA PC Card Standard Release 2.0 for definitions of the Card Accessing  
modes for I/O and memory cycles.  
NOTE: Because of the overlapped registers, access to the 1F1, 171 or offset 1  
are not defined for word (-CE2 = 0 and -CE1 = 0) operations.  
SanDisk products treat these accesses as accesses to the Word Data  
Register. The duplicated registers at offsets 8, 9 and Dh have no  
restrictions on the operations that can be performed by the socket.  
Table 4-6  
Data Register  
Data Register  
CE2-  
CE1-  
A0  
X
0
Offset  
0,8,9  
0,8  
Data Bus  
D15-D0  
D7-D0  
Word Data Register  
Even Data Register  
Odd Data Register  
Odd Data Register  
Error/Feature Register  
0
1
1
0
1
0
0
0
1
0
1
9
D7-D0  
X
1
8,9  
D15-D0  
D7-D0  
1,Dh  
02/07, Rev. 12.0  
4-4  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Register Set and Protocol  
Table 4-6  
Data Register  
Data Register  
CE2-  
CE1-  
A0  
X
Offset  
Data Bus  
D15-D0  
D15-D0  
Error/Feature Register  
Error/Feature Register  
0
0
1
0
1
X
Dh  
4.5.2  
Error Register (Address–1F1[171]; Offset 1, 0Dh Read Only)  
This register contains additional information about the source of an error when an error is  
indicated in bit 0 of the Status Register. The bits are defined as follows:  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
BBK  
UNC  
0
IDNF  
0
ABRT  
0
AMNF  
This register is also accessed on data bits D15-D8 during a write operation to offset 0 with -  
CE2 low and -CE1 high.  
Bit  
D7  
D6  
D5  
D4  
D3  
D2  
Name  
BBK  
UNC  
0
Description  
Set when a bad block is detected.  
Set when an uncorrectable error is encountered.  
Bit set to 0.  
IDNF  
0
The requested sector ID is in error or cannot be found.  
Bit set to 0.  
ABRT  
Set if the command has been aborted because of a card status condition:  
(Not Ready, Write Fault, etc.) or when an invalid command has been  
issued.  
D1  
D0  
0
Bit set to 0.  
AMNF  
Set in case of a general error.  
4.5.3  
4.5.4  
Feature Register (Address–1F1[171]; Offset 1, 0Dh Write Only)  
This register provides information about CompactFlash Memory Card features the host can  
utilize. This register is also accessed on data bits D15-D8 during a write operation to Offset 0  
with CE2 low and -CE1 high.  
Sector Count Register (Address–1F2[172]; Offset 2)  
This register contains the number of sectors of data requested to be transferred on a read or  
write operation between the host and the card. If the value in this register is zero, a count of  
256 sectors is specified. If the command was successful, this register is “0” at command  
completion. If not successfully completed, the register contains the number of sectors that  
need to be transferred in order to complete the request.  
4.5.5  
Sector Number (LBA 7-0) Register (Address–1F3[173]; Offset 3)  
This register contains the starting sector number or bits 7-0 of the Logical Block Address  
(LBA) for any CompactFlash Memory Card data access for the subsequent command.  
© 2007 SanDisk Corporation  
4-5  
Rev. 12.0, 02/07  
ATA Register Set and Protocol  
SanDisk CompactFlash Card OEM Product Manual  
4.5.6  
4.5.7  
4.5.8  
Cylinder Low (LBA 15-8) Register (Address–1F4[174]; Offset 4)  
This register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the  
Logical Block Address.  
Cylinder High (LBA 23-16) Register (Address–1F5[175]; Offset 5)  
This register contains the high order bits of the starting cylinder address or bits 23-16 of the  
Logical Block Address.  
Drive/Head (LBA 27-24) Register (Address–1F6[176]; Offset 6)  
The Drive/Head Register is used to select the drive and head. It is also used to select LBA  
addressing instead of cylinder/head/sector addressing. The bits are defined as follows:  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
1
LBA  
1
DRV  
HS3  
HS2  
HS1  
HS0  
Bit  
Name  
1
Description  
D7  
D6  
Bit set to 1.  
LBA  
LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block  
Address Mode (LBA). When LBA=0, Cylinder/Head/Sector mode is  
selected. When LBA=1, Logical Block Address is selected. In Logical Block  
Mode, the Logical Block Address is interpreted as follows:  
LBA07-LBA00: Sector Number Register D7-D0.  
LBA15-LBA08: Cylinder Low Register D7-D0.  
LBA23-LBA16: Cylinder High Register D7-D0.  
LBA27-LBA24: Drive/Head Register bits HS3-HS0.  
D5  
D4  
1
Bit set to 1.  
DRV  
This bit will have the following meaning. DRV is the drive number. When  
DRV=0, drive (card) 0 is selected When DRV=1, drive (card) 1 is selected.  
The CompactFlash Card is set to be Card 0 or 1 using the copy field of the  
PCMCIA Socket & Copy configuration register.  
D3  
D2  
D1  
D0  
HS3  
HS2  
HS1  
HS0  
When operating in the Cylinder , Head, Sector mode, this is bit 3 of the  
head number. It is Bit 27 in the Logical Block Address mode.  
When operating in the Cylinder , Head, Sector mode, this is bit 2 of the  
head number. It is Bit 26 in the Logical Block Address mode.  
When operating in the Cylinder , Head, Sector mode, this is bit 1 of the  
head number. It is Bit 25 in the Logical Block Address mode.  
When operating in the Cylinder , Head, Sector mode, this is bit 0 of the  
head number. It is Bit 24 in the Logical Block Address mode.  
02/07, Rev. 12.0  
4-6  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Register Set and Protocol  
4.5.9  
Status & Alternate Status Registers (Address–1F7[177]&3F6[376]; Offsets 7 &  
Eh)  
These registers return the card status when read by the host. Reading the Status Register clears  
a pending interrupt while reading the Auxiliary Status Register does not. The meaning of the  
status bits are described as follows:  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
BUSY  
RDY  
DWF  
DSC  
DRQ  
CORR  
0
ERR  
Bit  
Name  
Description  
D7  
BUSY  
Set when the CompactFlash Card has access to the command buffer and  
registers and the host is locked out from accessing the command register  
and buffer. No other bits in this register are valid when this bit is set to a 1.  
D6  
RDY  
RDY indicates whether the device is capable of performing card operations.  
This bit is cleared at power-up and remains cleared until card is ready to  
accept a command.  
D5  
D4  
D3  
DWF  
DSC  
DRQ  
If set, indicates a write fault has occurred.  
Set when the card is ready.  
Set when the card requires that information be transferred either to or from  
the host through the Data Register.  
D2  
CORR  
Set when a correctable data error has been encountered and the data has  
been corrected. This condition does not terminate a multi-sector read  
operation.  
D1  
D0  
0
Always set to 0.  
ERR  
Set when the previous command has ended in some type of error. The bits  
in the Error Register contain additional information describing the error.  
4.5.10 Device Control Register (Address–3F6[376]; Offset Eh)  
This register is used to control the CompactFlash Memory Card interrupt request and to issue  
an ATA soft reset to the card. The bits are defined as follows:  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
X
X
X
X
1
SW Rst  
-IEn  
0
© 2007 SanDisk Corporation  
4-7  
Rev. 12.0, 02/07  
ATA Register Set and Protocol  
SanDisk CompactFlash Card OEM Product Manual  
Device Control Register (con’t)  
Bit  
D7  
D6  
D5  
D4  
D3  
D2  
Name  
Description  
X
Don’t care.  
X
Don’t care.  
X
Don’t care.  
X
1
Don’t care.  
Bit ignored by the card.  
SW Rst  
Set to 1 in order to force the card to perform an AT Disk controller Soft  
Reset operation. This does not change the PCMCIA Card Configuration  
registers as a hardware reset does. The card remains in Reset until this bit  
is reset to “0”.  
D1  
D0  
-IEn  
Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1,  
interrupts from the card are disabled. This bit also controls the Int bit in the  
Configuration and Status Register. This bit is set to 0 at power on and  
reset.  
ERR  
Bit ignored by the card.  
4.5.11 Card (Drive) Address Register (Address–3F7[377]; Offset Fh)  
This register is provided for compatibility with the AT disk drive interface. It is recommended  
that this register not be mapped into the host's I/O space because of potential conflicts on Bit 7.  
The bits are defined as follows:  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
X
-WTG  
-HS3  
-HS2  
-HS1  
-HS0  
-nDS1  
-nDS0  
02/07, Rev. 12.0  
4-8  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Register Set and Protocol  
Card (Drive) Address Register (con’t)  
Bit  
Name  
Description  
D7  
X
This bit is unknown.  
Implementation Note:  
Conflicts may occur on the host data bus when this bit is provided by a  
Floppy Disk Controller operating at the same addresses as the  
CompactFlash Memory Card. Following are some possible solutions to this  
problem for the PCMCIA implementation:  
1. Locate the CompactFlash Memory Card at a non-conflicting address,  
i.e., Secondary address (377) or in an independently decoded Address  
Space when a Floppy Disk Controller is located at primary addresses.  
2. Do not install a Floppy and a CompactFlash Memory Card in the system  
at the same time  
3. Implement a socket adapter that can be programmed to (conditionally)  
tri-state D7 of I/0 address 3F7/377 when a CompactFlash Memory Card is  
installed and conversely to tri-state D6-D0 of I/O address 3F7/377 when a  
floppy controller is installed  
4. Do not use the card's Drive Address Register. This may be accomplished  
by either a) If possible, program the host adapter to enable only I/O  
addresses 1F0-1F7, 3F6 (or 170-177, 176) to the card or  
b) if provided use an additional primary/secondary configuration in the card  
that does not respond to accesses to I/O locations 3F7 and 377. With either  
of these implementations, the host software must not attempt to use  
information in the Drive Address Register.  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
-WTG  
-HS3  
-HS2  
-HS1  
-HS0  
-nDS1  
-nDS0  
This bit is 0 when a write operation is in progress, otherwise, it is 1.  
This bit is the negation of bit 3 in the Drive/Head Register.  
This bit is the negation of bit 2 in the Drive/Head Register.  
This bit is the negation of bit 1 in the Drive/Head Register.  
This bit is the negation of bit 0 in the Drive/Head Register.  
This bit is 0 when drive 1 is active and selected.  
This bit is 0 when the drive 0 is active and selected.  
© 2007 SanDisk Corporation  
4-9  
Rev. 12.0, 02/07  
ATA Register Set and Protocol  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
02/07, Rev. 12.0  
4-10  
© 2007 SanDisk Corporation  
CHAPTER 5  
ATA Command Description  
This section defines the software requirements and the format of commands the host sends to  
CompactFlash Memory cards. Commands are issued to the card by loading the required  
registers in the command block with the supplied parameters, and then writing the command  
code to the Command Register. The manner in which a command is accepted varies. There are  
three classes (see Table 5-1) of command acceptance, all dependent on the host not issuing  
commands unless the card is not busy. (The BUSY bit in the status and alternate status registers  
is 0.)  
Upon receipt of a Class 1 command, the card sets the BUSY bit within 400 nsec.  
Upon receipt of a Class 2 command, the card sets the BUSY bit within 400 nsec, sets up the  
sector buffer for a write operation, sets DRQ within 700 µsec, and clears the BUSY bit  
within 400 nsec of setting DRQ.  
Upon receipt of a Class 3 command, the card sets the BUSY bit within 400 nsec, sets up the  
sector buffer for a write operation, sets DRQ within 20 msec (assuming no re-assignments),  
and clears the BUSY bit within 400 nsec of setting DRQ.  
5.1  
ATA Command Set  
Table 5-1 summarizes the ATA command set with the paragraphs that follow describing the  
individual commands and the task file for each.  
Table 5-1  
Primary and Secondary I/O Decoding  
Class  
Command  
Check Power Mode  
Code  
E5h or 98h  
90h  
FR  
SC  
-
SN  
-
CY  
-
DH  
D
LBA  
1
1
1
-
-
-
-
-
Execute Drive Diagnostic  
-
-
-
D
Erase Sector(s)a  
Format Track  
C0h  
Y
Y
Y
Y
Y
2
1
1
1
1
1
1
1
1
1
1
1
1
50h  
-
-
-
-
-
-
-
-
-
-
-
-
-
Y
-
-
-
Y
-
Y
D
D
D
Y
D
Y
Y
Y
Y
Y
D
D
Y
-
Identify Device  
Idle  
ECh  
E3h or 97h  
E1h or 95h  
91h  
Y
-
-
-
-
Idle Immediate  
Initialize Drive Parameters  
Read Buffer  
-
-
-
Y
-
-
-
-
E4h  
-
-
-
Read DMA  
C8 or C9  
C4h  
Y
Y
-
Y
Y
Y
Y
Y
-
Y
Y
Y
Y
Y
-
Y
Y
Y
Y
Y
-
Read Multiple  
Read Long Sector  
Read Sector(s)  
Read Verify Sector(s)  
Recalibrate  
22h or 23h  
20h or 21h  
40h or 41h  
1Xh  
Y
Y
-
Request Senseb  
Seek  
03h  
-
-
-
-
1
1
7Xh  
EFh  
-
-
-
Y
-
Y
-
Y
D
Y
-
Set Features  
Y
© 2007 SanDisk Corporation  
5-1  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 5-1  
Primary and Secondary I/O Decoding  
Class  
Command  
Set Multiple Mode  
Code  
C6h  
FR  
SC  
Y
-
SN  
CY  
DH  
D
LBA  
1
1
1
1
1
-
-
-
-
-
-
-
-
-
-
-
Set Sleep Mode  
Stand By  
E6h or 99h  
E2h or 96h  
E0h or 94h  
87h  
D
-
-
-
D
-
Stand By Immediate  
-
-
-
D
-
Translate Sectorb  
Y
Y
Y
Y
Y
Wear Levelb  
Write Buffer  
1
F5h  
-
-
-
-
Y
-
2
2
2
3
3
E8h  
-
-
-
-
-
-
-
-
D
Y
Y
Y
Y
-
Write DMA  
CA or CB  
32h or 33h  
C5h  
Y
-
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Write Long Sector  
Write Multiple  
Y
Y
Write Multiple w/o Erasea  
Write Sector(s)  
CDh  
2
2
30h or 31h  
38h  
-
-
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Write Sector(s) w/o Erasea  
Write Verify  
2
3Ch  
-
Y
Y
Y
Y
Y
a. These commands are not standard PC Card ATA commands and these features are no longer sup-  
ported with the introduction of 256 Mbit Flash Technology. If one of these commands is issued, the  
sectors will be erased but there will be no net gain in write performance when using the Write Without  
Erase command.  
b. These commands are not standard PC Card ATA commands but provide additional functionality.  
ABBREVIATION KEY  
FR  
SC  
SN  
CY  
DH  
LBA  
Y
Features Register  
Sector Count Register  
Sector Number Register  
Cylinder Registers  
Card/Drive/Head Register  
Logical Block Address Mode Supported  
The register contains a valid parameter for this command. For the Drive/Head Register, both the  
CompactFlash Card and head parameters are used  
D
The register contains a valid parameter for this command. For the Drive/Head Register, only the  
CompactFlash Card parameter is valid and not the head parameter  
5.1.1  
Check Power Mode–98H, E5H  
This command checks the power mode.  
If the CompactFlash Card is in, going to, or recovering from the sleep mode, it sets BSY, sets  
the Sector Count Register to 00h, clears BSY and generates an interrupt.  
02/07, Rev. 12.0  
5-2  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
If the card is in Idle mode, it sets BSY, sets the Sector Count Register to FFh, clears BSY and  
generates an interrupt.  
Table 5-2  
Check Power Mode  
Bit  
Command (7)  
7
6
5
4
3
2
1
0
E5H or 98H  
C/D/H (6)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
Drive  
X
X
X
X
X
X
5.1.2  
Execute Drive Diagnostic–90H  
This command performs the internal diagnostic tests implemented by the CompactFlash cards.  
Table 5-3 Execute Drive Diagnostic  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
90H  
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
The Diagnostic codes shown in Table 5-4 are returned in the Error Register at the end of the  
command.  
Table 5-4  
Diagnostic Codes  
Code  
01h  
02h  
03h  
04h  
05h  
8Xh  
Error Type  
No error detected  
Formatter device error  
Sector buffer error  
ECC circuitry error  
Controlling microprocessor error  
Slave failed (True IDE Mode)  
© 2007 SanDisk Corporation  
5-3  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
5.1.3  
Erase Sector(s)–C0H  
This command is no longer recommended. There is essentially no net gain in the use of the  
Erase Sectors Command and/or the Write Without Erase Commands. This command is  
supported to guarantee backward compatibility.  
Table 5-5  
Erase Sectors  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
C0H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Number (LBA 7-0)  
X
5.1.4  
Format Track–50H  
This command writes the desired head and cylinder of the selected drive with an FFh pattern.  
To remain host backward compatible, the card expects a sector buffer of data from the host to  
follow the command with the same protocol as the Write Sector(s) command although the  
information in the buffer is not used by the card. If LBA=1 then the number of sectors to  
format is taken from the Sec Cnt register (0=256).  
NOTE: The Format Track command in Table 5-6 is no longer recommended.  
The command is supported to guarantee backward compatibility.  
Table 5-6  
Format Track  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
50H  
1
LBA  
1
Drive  
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
X (LBA 7-0)  
Count (LBA mode only)  
X
02/07, Rev. 12.0  
5-4  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.1.5  
Identify Device–ECH  
The Identify Drive command enables the host to receive parameter information from a  
CompactFlash Memory Card. This command has the same protocol as the Read Sector(s)  
command. The parameter words in the buffer have the arrangement and meanings defined in  
Table 5-8. All reserved bits or words are “0”.  
Table 5-7  
Identify Device  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
ECH  
Drive  
X
X
X
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
Table 5-8 is the definition for each field in the Identify Device Information.  
Table 5-8  
Identify Device Information  
Word  
Address  
Default Value  
Total Bytes  
Data Field Type Information  
0
848Ah  
2
General configuration bit-significant  
information  
1
2
XXXXh  
0000h  
XXXXh  
0000h  
0000h  
XXXXh  
XXXXh  
2
2
2
2
2
2
4
Default number of cylinders  
Reserved  
3
Default number of heads  
4
Number of unformatted bytes per track  
Number of unformatted bytes per sector  
Default number of sectors per track  
5
6
7-8  
Number of sectors per card (Word 7 = MSW,  
Word 8 = LSW)  
9
10-19  
20  
0000h  
aaaa  
2
20  
2
Reserved  
Serial number in ASCII (right justified)  
Buffer type (dual ported)  
Buffer size in 512 byte increments  
0000h  
0000h  
0004h  
21  
2
22  
2
Number of ECC bytes passed on Read/Write  
Long Commands  
23-26  
27-46  
47  
aaa  
aaaa  
8
40  
2
Firmware revision in ASCII (Rev M.ms) set by  
code Big Endian Byte Order in Word  
Model number in ASCII (left justified) Big  
Endian Byte Order in Word  
000Xh  
Maximum No. of Sectors on Read/Write Multiple  
command  
48  
49  
0000h  
2
2
Double-word not supported  
0X00ha  
Capabilities: DMA Supported (bit 8), LBA  
supported (bit 9)  
50  
0000h  
2
Reserved  
© 2007 SanDisk Corporation  
5-5  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 5-8  
Identify Device Information  
Word  
Address  
Default Value  
Total Bytes  
Data Field Type Information  
51  
52  
0200h  
0000h  
2
2
PIO data transfer cycle timing mode  
Single word DMA data transfer cycle timing  
mode (not supported)  
53  
54  
0003h  
XXXXh  
XXXXh  
XXXXh  
XXXXh  
2
2
2
2
4
Field validity  
Current number of cylinders  
Current number of heads  
Current sectors per track  
55  
56  
57-58  
Current capacity in sectors (LBAs)  
(Word 57 = LSW, Word 58 = MSW)  
59  
010Xh  
2
4
Multiple sector setting is valid  
60-61  
XXXXh  
Total number of sectors addressable in LBA  
Mode  
62  
63  
0000h  
0X07h  
2
2
Single word DMA transfer (not supported)  
0-7: Multiword DMA modes supported  
15-8: Multiword DMA mode active  
64  
65  
0003h  
2
2
Advanced PIO modes supported  
0078h  
(IDE Mode only)  
Minimum multiword DMA transfer cycle time  
per word in ns  
66  
0078h  
(IDE Mode only)  
2
Recommended multiword DMA transfer cycle  
time per word in ns  
67  
68  
0078h  
0078h  
0000h  
00XXh  
0000h  
00X0h  
4004h  
4000h  
0000h  
0004h  
4000h  
0000h  
XXXXh  
2
2
Minimum PIO transfer without flow control  
Minimum PIO transfer with IORDY flow control  
Reserved  
69-79  
80  
20  
2
Major ATA version  
81  
2
Minor ATA version  
82  
2
Features/command sets supported  
Features/command sets supported  
Features/command sets supported  
Features/command sets enabled  
Features/command sets enabled  
Features/command sets enabled  
Ultra DMA Mode supported and selected  
83  
2
84  
2
85  
2
86  
2
87  
2
88  
2
89  
2
Time required for security erase-unit  
completion  
90  
0000h  
2
Time required for enhanced security erase-unit  
completion  
91  
92-127  
128-159  
160  
XXXXh  
0000h  
0000h  
0000h  
0000h  
0000h  
2
72  
64  
2
Current advanced power management value  
Reserved  
Reserved vendor-unique bytes  
Power requirement description  
Reserved for assignment by the CFA  
Key management schemes supported  
161  
2
162  
2
02/07, Rev. 12.0  
5-6  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
Table 5-8  
Identify Device Information  
Word  
Address  
Default Value  
Total Bytes  
Data Field Type Information  
163  
164  
00XXh  
2
CF Advanced True IDE Timing Mode  
Capability and Setting  
001Bh  
2
CF Advanced PCMCIA I/O and Memory  
Timing Mode Capability  
165-175  
176-255  
0000h  
0000h  
22  
Reserved for assignment by the CFA  
Reserved  
140  
a. Multiword DMA is supported by SanDisk PCMCIA. For all unsupported cases, 0100H is reported in  
word 49, and 0000H is reported in words 52, 63, and 65. CompactFlash products will support multi-  
word.  
Word 0: General Configuration. This field informs the host that this is a non-magnetic, hard  
sectored, removable storage device with a transfer rate greater than 10 Mb/sec and is not MFM  
encoded. CompactFlash products report 848AH in compliance with the CFA specification.  
Word 1: Default Number of Cylinders. This field contains the number of translated  
cylinders in the default translation mode. This value will be the same as the number of  
cylinders.  
Word 3: Default Number of Heads. This field contains the number of translated heads in the  
default translation mode.  
Word 4: Number of Unformatted Bytes per Track. This field contains the number of  
unformatted bytes per translated track in the default translation mode.  
Word 5: Number of Unformatted Bytes per Sector. This field contains the number of  
unformatted bytes per sector in the default translation mode.  
Word 6: Default Number of Sectors per Track. This field contains the number of sectors  
per track in the default translation mode.  
Words 7-8: Number of Sectors per Card. This field contains the number of sectors per  
CompactFlash Memory Card. This double word value is also the first invalid address in LBA  
translation mode.  
Words 10-19: Memory Card Serial Number. The contents of this field are right justified  
and padded with spaces (20h).  
Word 20: Buffer Type. This field defines the buffer capability with the 0002h meaning a  
dual ported multi-sector buffer capable of simultaneous data transfers to or from the host and  
the CompactFlash Memory Card.  
© 2007 SanDisk Corporation  
5-7  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
Word 21: Buffer Size. This field defines the buffer capacity of 2 sectors or 1 kilobyte of  
SRAM.  
Word 22: ECC Count. This field defines the number of ECC bytes used on each sector in the  
Read and Write Long commands.  
Words 23-26: Firmware Revision. This field contains the revision of the firmware for this  
product.  
Words 27-46: Model Number. This field contains the model number for this product and is  
left justified and padded with spaces (20h).  
Word 47: Read/Write Multiple Sector Count. This field contains the maximum number of  
sectors that can be read or written per interrupt using the Read Multiple or Write Multiple  
commands.  
Word 48: Double Word Support. This field indicates this product will not support double  
word transfers.  
Word 49: Capabilities. This field indicates if this product supports DMA Data transfers and  
LBA mode. All SanDisk products support LBA mode.  
Word 51: PIO Data Transfer Cycle Timing Mode. To determine the proper device timing  
category, compare the Cycle Time specified in Table 3-15 with the contents of this field with  
Table 3-14.  
t is the minimum total cycle time, t is the minimum command active time, and t is the  
0
2
2i  
minimum command recovery time or command inactive time. The actual cycle time equals the  
sum of the actual command active time and the actual command inactive time. The three  
timing requirements of t , t , and t shall be met. The minimum total cycle time requirements  
0
2
2i  
are greater than the sum of t and t i. This means a host implementation may lengthen either or  
2
2
both t or t to ensure that t is equal to or greater than the value reported in the devices  
2
2i  
0
IDENTIFY DEVICE data. A device implementation shall support any legal host  
implementation.  
The IORD-data tri-state parameter specifies the time from the negation edge of /IORD to the  
time that the data bus is no longer driven by the device (tri-state).  
NOTE: For backward compatibility with BIOS' written before Word 64 was  
defined for advanced modes, a device reports in Word 51 the highest  
original PIO mode it can support (i.e., PIO mode 0, 1 or 2).  
Word 52: Single Word DMA Data Transfer Cycle Timing Mode. This field states this  
product does not support any Single Word DMA data transfer mode.  
02/07, Rev. 12.0  
5-8  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
Word 53: Translation Parameters Valid. Bit 0 of this field is set, indicating that words 54 to  
58 are valid and reflect the current number of cylinders, heads and sectors. Bit 1 is also set,  
indicating values in words 64 through 70 are valid.  
Words 54-56: Current Number of Cylinders, Heads, Sectors/Track. These fields contain  
the current number of user addressable cylinders, heads, and sectors/track in the current  
translation mode.  
Words 57-58: Current Capacity . This field contains the product of the current cylinders x  
heads x sectors.  
Word 59: Multiple Sector Setting . This field contains a validity flag in the odd byte and the  
current number of sectors that can be transferred per interrupt for R/W Multiple in the even  
byte. The odd byte is always 01H, which indicates that the even byte is always valid.  
The even byte value depends on the value set by the Set Multiple command. The even byte of  
this word by default contains a 00H, which indicates that R/W Multiple commands are not  
valid. The only other value returned by the CompactFlash Memory Card in the even byte is a  
01H value, which indicates that 1 sector per interrupt, can be transferred in R/W Multiple  
mode.  
Words 60-61: Total Sectors Addressable in LBA Mode. This field contains the number of  
sectors addressable for the CompactFlash Card in LBA mode only.  
Word 64: Advanced PIO Transfer Modes Supported. Bits 0 and 1 of this field are set to  
indicate support for PIO transfer modes 3 and 4, respectively.  
Word 65: Minimum Multiword DMA Transfer Cycle Time per Word. Word 65 of the  
parameter information of the IDENTIFY DEVICE command is defined as the Minimum  
Multiword DMA Transfer Cycle Time Per Word. This field defines, in nanoseconds, the  
minimum cycle time that the device can support when performing Multiword DMA transfers  
on a per word basis.  
Word 66: Recommended Multiword DMA Cycle Time. Word 66 of the parameter  
information of the IDENTIFY DEVICE command is defined as the Recommended Multiword  
DMA Transfer Cycle Time. This field defines, in nanoseconds, the minimum cycle time per  
word during a single sector host transfer while performing a multiple sector READ DMA or  
WRITE DMA commands over all locations on the media under minimal conditions. If a host  
runs at a faster cycle rate by operating at a cycle time of less that this value, the device may  
negate DMARQ for flow control. The rate at which DMARQ is negated could result in  
reduced throughput despite the faster cycled rate. Transfer at this rate does not ensure that flow  
control will not be used, but implies that higher performance may result.  
Word 67: Minimum PIO Transfer Cycle Time Without Flow Control. This field indicates  
in nanoseconds, the minimum cycle time that, if used by the host, the card guarantees data  
integrity during the cycle without utilization of flow control.  
© 2007 SanDisk Corporation  
5-9  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
Word 68: Minimum PIO Transfer Cycle Time With Flow Control. This field indicates in  
nanoseconds, the minimum cycle time the card supports while performing data transfers using  
flow control.  
Words 82-84: Features/Command Sets Supported. Words 82, 83, and 84 indicate the  
features and command sets supported. The value 0000h or FFFFh was placed in each of these  
words by CompactFlash cards prior to ATA-3 and will be interpreted by the host as meaning  
that features/command sets supported are not indicated. Bits 1 through 13 of Word 83, and bits  
0 through 13 of Word 84 are reserved. Bit 14 of Word 83 and Word 84 will be set to "1," and  
bit 15 of Word 83 and Word 84 will be cleared to zero which indicates that the features and  
command sets supported words are valid. The values in these words should not be depended  
on by host implementers.  
Table 5-9  
Word 82 Description  
Bit  
0
Setting  
Indication  
SMART feature set not supported  
Security Mode feature set supported  
0
1
1
2
0
Removable Media feature set not supported  
Power Management feature set supported  
Packet Command feature set not supported  
Write cache supported  
3
1
4
0
5
1
6
1
Look-ahead supported  
7
0
Release Interrupt not supported  
Service Interrupt not supported  
Device Reset command not supported  
Host Protected Area feature set not supported  
Obsolete  
8
0
9
0
10  
11  
12  
13  
14  
15  
0
---  
1
Write Buffer command supported by CF Card  
Read Buffer command supported by CF Card  
NOP command supported by CF Card  
Obsolete  
1
1
---  
Table 5-10 Word 83 Description  
Bit  
0
Setting  
Indication  
0
0
Download Microcode command not supported by CF Card  
1
Read DMA Queued and Write DMA Queued commands not supported by CF  
Card  
2
3
4
1
1
0
CFA feature set supported by CF Card  
Advanced Power Management feature set supported by CF Card  
Removable Media Status feature set not supported by CF Card  
Words 85-87: Features/Command Sets Enabled. Words 85, 86, and 87 indicates features/  
command sets enabled. The value 0000h or FFFFh was placed in each of these words by  
CompactFlash cards prior to ATA-4 and will be interpreted by the host as meaning that  
features/command sets enabled are not indicated. Bits 1 through 15 of word 86 are reserved.  
02/07, Rev. 12.0  
5-10  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
Bits 0-13 of word 87 are reserved. Bit 14 of word 87 will be set to one and bit 15 of word 87  
will be cleared to zero to provide indication that the features/command sets enabled words are  
valid. The values in these words should not be depended upon by host implementers.  
Table 5-11 Word 85 Description  
Bit  
0
Setting  
Indication  
0
1
SMART feature set not enabled  
1
Security Mode feature set enabled via the Security Set Password command  
Removable Media feature set not supported  
Power Management feature set supported  
Packet Command feature set not enabled  
Write cache enabled  
2
0
3
1
4
0
5
1
6
1
Look-ahead enabled  
7
0
Release Interrupt not enabled  
8
0
Service Interrupt not enabled  
9
0
Device Reset command not supported  
Host Protected Area feature set not supported  
Obsolete  
10  
11  
12  
13  
14  
15  
0
---  
1
Write Buffer command supported by CF Card  
Read Buffer command supported by CF Card  
NOP command supported by CF Card  
Obsolete  
1
1
---  
Table 5-12 Word 86 Description  
Bit  
0
Setting  
Indication  
0
0
Download Microcode command not supported by CF Card  
1
Read DMA Queued and Write DMA Queued commands not supported by CF  
Card  
2
3
4
1
1
0
CFA feature set supported by CF Card  
Advanced Power Management feature set by Set Features command  
Removable Media Status feature set not supported by CF Card  
Word 163: CF Advanced True IDE Timing Mode Capabilities and Settings. This word  
describes the capabilities and current settings for CFA defined advanced timing modes using  
the True IDE interface.  
There are four separate fields defined that describe support and selection of Advanced PIO  
timing modes and Advanced Multiword DMA timing modes. The older modes are reported in  
Word 63: Multiword DMA Transfer and and Word 64: Advanced PIO Transfer Modes  
Supported.  
© 2007 SanDisk Corporation  
5-11  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
Bits 2-0: Advanced True IDE PIO Mode Support  
Indicates the maximum True IDE PIO mode supported by the card.  
Value  
Maximum PIO Mode Timing Supported  
0
1
Specified in Word 64  
PIO Mode 5  
2
PIO Mode 6  
3-7  
Reserved  
Bits 5-3: Advanced True IDE Multiword DMA Mode Support  
Indicates the maximum True IDE Multiword DMA mode supported by the card.  
Value  
Maximum Multiword DMA Mode Timing Supported  
Specified in Word 63  
0
1
Multiword DMA Mode 3  
2
Multiword DMA Mode 4  
3-7  
Reserved  
Bits 8-6: Advanced True IDE PIO Mode Selected  
Indicates the current True IDE PIO mode selected on the card.  
Value  
Current PIO Timing Mode Selected  
Specified in Word 64  
0
1
PIO Mode 5  
PIO Mode 6  
Reserved  
2
3-7  
Bits 11-9: Advanced True IDE Multiword DMA Mode Selected  
Indicates the current True IDE Multiword DMA Mode Selected on the card.  
Value  
Current Multiword DMA Timing Mode Selected  
Specified in Word 63  
0
1
Multiword DMA Mode 3  
2
Multiword DMA Mode 4  
3-7  
Reserved  
Bits 15-12: Reserved  
02/07, Rev. 12.0  
5-12  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
Word 164: CF Advanced PCMCIA I/O and Memory Timing Mode Capabilities and Set-  
tings. This word describes the capabilities and current settings for CFA defined advanced  
timing modes using the Memory and PCMCIA I/O interface.  
Bits 2-0: Maximum Advanced PCMCIA I/O Mode Support  
Indicates the maximum I/O timing mode supported by the card.  
Value  
Maximum PCMCIA I/O Timing Mode Supported  
255 ns Cycle PCMCIA I/O Mode  
120 ns Cycle PCMCIA I/O Mode  
100 ns Cycle PCMCIA I/O Mode  
80 ns Cycle PCMCIA I/O Mode  
Reserved  
0
1
2
3
4-7  
Bits 5-3: Maximum Memory Timing Mode Supported  
Indicates the Maximum Memory timing mode supported by the card.  
Value  
Maximum Memory Timing Mode Supported  
250 ns Cycle Memory Mode  
120 ns Cycle Memory Mode  
100 ns Cycle Memory Mode  
80 ns Cycle Memory Mode  
Reserved  
0
1
2
3
4-7  
Bits 15-6: Reserved  
5.1.6  
Idle–97H, E3H  
This command causes the card to set BSY, enter the Idle (Read) mode, clear BSY and generate  
an interrupt. If the sector count is non-zero, it is interpreted as a timer count with each count  
being 5 milliseconds and the automatic power down mode is enabled. If the sector count is  
zero, the automatic power down mode is disabled.  
NOTE: This time base (5 msec) is different from the ATA specification.  
Table 5-13 Idle  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
E3H or 97H  
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
Timer Count (5 ms increments)  
X
© 2007 SanDisk Corporation  
5-13  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
5.1.7  
Idle Immediate–95H, E1H  
This command causes the card to set BSY, enter the Idle (Read) mode, clear BSY and generate  
an interrupt.  
Table 5-14 Idle Immediate  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
E1H or 95H  
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
5.1.8  
Initialize Drive Parameters–91H  
This command enables the host to set the number of sectors per track and the number of heads  
per cylinder. Only the Sector Count and the Card/Drive/Head registers are used by this  
command.  
NOTE: SanDisk recommends not using this command in any system because  
DOS determines the offset to the Boot Record based on the number  
of heads and sectors per track. If a CompactFlash Memory Card is  
"Formatted" with one head and sector per track value, the same card  
will not operate correctly with DOS configured with another heads  
and sectors per track value.  
Table 5-15 Initialize Drive Parameters  
Bit  
7
6
0
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
91H  
X
X
Drive  
Max. Head (no. of heads - 1)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
Number of Sectors  
X
02/07, Rev. 12.0  
5-14  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.1.9  
Read Buffer–E4H  
The Read Buffer command enables the host to read the current contents of the card's sector  
buffer. This command has the same protocol as the Read Sector(s) command.  
Table 5-16 Read Buffer  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
E4H  
Drive  
X
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
5.1.10 Read DMA Command–C8H, C9H  
The Read DMA command in Table 5-17 executes in a similar manner to the READ  
SECTOR(S) command except for the following:  
The host initializes the DMA channel prior to issuing the command.  
Data transfers are qualified by DMARQ and are performed by the DMA channel.  
The device issues only one interrupt per command to indicate that data transfer has termi-  
nated and status is available.  
During the DMA transfer phase of a Read DMA command, the device provides status of the  
BSY bit or the DRQ bit until the command is completed.  
Table 5-17 Read DMA Command  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
C8H or C9H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
© 2007 SanDisk Corporation  
5-15  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
5.1.11 Read Multiple–C4H  
The Read Multiple command performs similarly to the Read Sectors command. Interrupts are  
not generated on every sector, but on the transfer of a block, which contains the number of  
sectors defined by a Set Multiple, command.  
Table 5-18 Read Multiple  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
C4H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
Command execution is identical to the Read Sectors operation except that the number of  
sectors defined by a Set Multiple command is transferred without intervening interrupts. DRQ  
qualification of the transfer is required only at the start of the data block, not on each sector.  
The block count of sectors to be transferred without intervening interrupts is programmed by  
the Set Multiple Mode command, which must be executed prior to the Read Multiple  
command. When the Read Multiple command is issued, the Sector Count Register contains the  
number of sectors (not the number of blocks or the block count) requested. If the number of  
requested sectors is not evenly divisible by the block count, as many full blocks as possible are  
transferred, followed by a final, partial block transfer. The partial block transfer is for n  
sectors, where: n = (sector count)-module (block count).  
If the Read Multiple command is attempted before the Set Multiple Mode command has been  
executed or when Read Multiple commands are disabled, the Read Multiple operation is  
rejected with an Aborted Command error. Disk errors encountered during Read Multiple  
commands are posted at the beginning of the block or partial block transfer, but DRQ is still  
set and the data transfer will take place as it normally would, including transfer of corrupted  
data, if any.  
Interrupts are generated when DRQ is set at the beginning of each block or partial block. The  
error reporting is the same as that on a Read Sector(s) Command. This command reads from 1  
to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256  
sectors. The transfer begins at the sector specified in the Sector Number Register.  
At command completion, the Command Block registers contain the cylinder, head and sector  
number of the last sector read.  
If an error occurs, the read terminates at the sector where the error occurred. The Command  
Block registers contain the cylinder, head and sector number of the sector where the error  
occurred. The flawed data is pending in the sector buffer.  
Subsequent blocks or partial blocks are transferred only if the error was a correctable data  
error. All other errors cause the command to stop after transfer of the block that contained the  
error.  
02/07, Rev. 12.0  
5-16  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.1.12 Read Long Sector–22H, 23H  
The Read Long command performs similarly to the Read Sector(s) command except that it  
returns 516 bytes of data instead of 512 bytes. During a Read Long command, the card does  
not check the ECC bytes to determine if there has been a data error. Only single sector read  
long operations are supported. The transfer consists of 512 bytes of data transferred in word  
mode followed by 4 bytes of random data transferred in byte mode. Random data is returned  
instead of ECC bytes because of the nature of the ECC system used. This command has the  
same protocol as the Read Sector(s) command.  
Table 5-19 Read Long Sector  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
22H or 23H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
X
X
5.1.13 Read Sector(s)–20H, 21H  
This command reads from 1 to 256 sectors as specified in the Sector Count Register. A sector  
count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector  
Number Register. When this command is issued and after each sector of data (except the last  
one) has been read by the host, the CompactFlash card sets BSY, puts the sector of data in the  
buffer, sets DRQ, clears BSY, and generates an interrupt. The host then reads the 512 bytes of  
data from the buffer.  
At command completion, the Command Block registers contain the cylinder, head and sector  
number of the last sector read. If an error occurs, the read terminates at the sector where the  
error occurred. The Command Block registers contain the cylinder, head, and sector number of  
the sector where the error occurred. The flawed data is pending in the sector buffer.  
Table 5-20 Read Sector(s)  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
20H or 21H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
5.1.14 Read Verify Sector(s)–40H, 41H  
This command is identical to the Read Sectors command, except that DRQ is never set and no  
data is transferred to the host. When the command is accepted, the card sets BSY.  
© 2007 SanDisk Corporation  
5-17  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
When the requested sectors have been verified, the card clears BSY and generates an interrupt.  
Upon command completion, the Command Block registers contain the cylinder, head, and  
sector number of the last sector verified.  
If an error occurs, the verify terminates at the sector where the error occurs. The Command  
Block registers contain the cylinder, head and sector number of the sector where the error  
occurred. The Sector Count Register contains the number of sectors not yet verified.  
Table 5-21 Read Verify Sector(s)  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
40H or 41H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
5.1.15 Recalibrate–1XH  
This command is effectively a NOP command to the CompactFlash Memory Card and is  
provided for compatibility purposes. After this command is executed the Cyl High and Cyl  
Low as well as the Head number will be 0 and Sec Num will be 1 if LBA=0 and 0 if LBA=1  
(i.e., the first block in LBA is 0 while CHS mode the sector number starts at 1).  
Table 5-22 Recalibrate  
Bit  
7
6
5
1
4
3
2
1
0
Command (7)  
C/D/H (6)  
1XH  
Drive  
1
LBA  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
5.1.16 Request Sense–03H  
This command requests an extended error code after a command ends with an error.  
Table 5-23 Request Sense  
Bit  
7
6
5
1
4
3
2
1
0
Command (7)  
C/D/H (6)  
03H  
1
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
02/07, Rev. 12.0  
5-18  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
Table 5-24 defines the valid extended error codes for the CompactFlash Memory Card Series  
product. The extended error code is returned to the host in the Error Register. This command  
must be the next command issued to the card following the command that returned an error.  
Table 5-24 Extended Error Codes  
Extended Error Code  
Description  
00h  
No error detected  
Self test OK (no error)  
Miscellaneous error  
Invalid command  
01h  
09h  
20h  
21h  
Invalid address (requested head or sector invalid)  
Address overflow (address too large)  
Supply or generated voltage out of tolerance  
Uncorrectable ECC error  
2Fh  
35h, 36h  
11h  
18h  
Corrected ECC error  
05h, 30-34h, 37h, 3Eh  
Self test or diagnostic failed  
ID not found  
10h, 14h  
3Ah  
Spare sectors exhausted  
1Fh  
0Ch, 38h, 3Bh, 3Ch, 3Fh  
03h  
Data transfer error/aborted command  
Corrupted media format  
Write/erase failed  
5.1.17 Seek–7XH  
This command is effectively a NOP command to the card although it does perform a range  
check of cylinder and head or LBA address and returns an error if the address is out of range.  
Table 5-25 Seek  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
7XH  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
X
X
© 2007 SanDisk Corporation  
5-19  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
5.1.18 Set Features–EFH  
This command is used by the host to establish or select certain features.  
Table 5-26 Set Features  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
EFH  
Drive  
X
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
Config  
Feature  
Table 5-27 defines all features that are supported. The 9AH feature is unique to CompactFlash  
Memory cards and are not part of the ATA Specification.  
Table 5-27 Features Supported  
Feature  
01h  
Operation  
Enable 8-bit data transfer  
Enable Write Cache  
02h  
03h  
Set Transfer Mode based on value and Sector Count register.  
Disable Read Look Ahead  
55h  
66h  
Disable Power on Reset (POR) establishment of defaults at Soft Reset  
69h  
Accepted for backward compatibility with the SDP Series but has no  
impact on the CF Memory Card.  
81h  
96h  
Disable 8-bit data transfer  
Accepted for backward compatibility with the SDP Series but has no  
impact on the CF Memory Card  
9Ah  
Accepted for backward compatibility with the SDP Series but has no  
impact on the CF Memory Card  
BBh  
CCh  
4 bytes of data apply on Read/Write Long commands  
Enable Power on Reset (POR) establishment of defaults at Soft Reset.  
Features 01H and 81H are used to enable and clear 8-bit data transfer mode. If the 01H feature  
command is issued, all data transfers will occur on the low order D7-D0 data bus and the  
IOIS16 signal will not be asserted for data register accesses.  
02/07, Rev. 12.0  
5-20  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
A host can choose the transfer mechanism by Set Transfer Mode and specifying a value in the  
Sector Count register. The upper 5 bits define the type of transfer and the low order 3 bits  
encode the mode value.  
Mode  
PIO Default Transfer Mode  
PIO Flow Control Transfer Mode x  
Multiword DMA Mode x  
Reserved  
Value  
00000 00d  
00001 nnn  
00100 nnn  
01000 nnn  
10000 nnn  
Reserved  
Where “nnn” is a valid mode number in binary; “x” is the mode number in decimal for  
the associated transfer type; and “d” is ignored.  
Features 55H and BBH are the default features for CompactFlash cards; thus, the host does not  
have to issue this command with these features unless it is necessary for compatibility reasons.  
The 9AH Feature is accepted for backward compatibility with the SDP Series but has no  
impact on the card. SanDisk does not recommend the use of this command in new designs.  
Features 66H and CCH can be used to enable and disable whether the Power On Reset (POR)  
Defaults will be set when a soft reset occurs. The default setting is to revert to the POR  
defaults when a soft reset occurs. POR defaults the number of heads and sectors along with 16  
bit data transfers and the read/write multiple block count.  
5.1.19 Set Multiple Mode–C6H  
This command enables the card to perform Read and Write Multiple operations and establishes  
the block count for these commands. The Sector Count Register is loaded with the number of  
sectors per block. The current version of the card supports only a block size of 1 sector per  
block. Future versions may support larger block sizes. Upon receipt of the command, the card  
sets BSY to 1 and checks the Sector Count Register.  
© 2007 SanDisk Corporation  
5-21  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
If the Sector Count Register contains a valid value and the block count is supported, the value  
is loaded for all subsequent Read Multiple and Write Multiple commands and execution of  
those commands is enabled. If a block count is not supported, an Aborted Command error is  
posted, and Read Multiple and Write Multiple commands are disabled. If the Sector Count  
Register contains 0 when the command is issued, Read and Write Multiple commands are  
disabled. At power on, or after a hardware or (unless disabled by a Set Feature command)  
software reset, the default mode is Read and Write Multiple disabled.  
Table 5-28 Set Multiple Mode  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
C6H  
Drive  
X
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
Sector Count  
X
5.1.20 Set Sleep Mode–99H, E6H  
This command causes the card to set BSY, enter the Sleep mode, clear BSY and generate an  
interrupt. Recovery from sleep mode is accomplished by simply issuing another command (a  
reset is permitted but not required). Sleep mode is also entered when internal timers expire so  
the host does not need to issue this command except when it wishes to enter Sleep mode  
immediately. The default value for the read to sleep timer is 5 milliseconds. This time base (5  
msec) is different from the ATA Specification.  
Table 5-29 Set Multiple Mode  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
99H or E6H  
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
02/07, Rev. 12.0  
5-22  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.1.21 Standby–96H, E2H  
This command causes the card to set BSY, enter the Sleep mode (which corresponds to the  
ATA "Standby" Mode), clear BSY and return the interrupt immediately. Recovery from sleep  
mode is accomplished by simply issuing another command (reset is not required).  
Table 5-30 Standby  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
E2H or 96H  
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
5.1.22 Standby Immediate–94H, E0H  
This command causes the card to set BSY, enter the Sleep mode (which corresponds to the  
ATA "Standby" Mode), clear BSY and return the interrupt immediately. Recovery from sleep  
mode is accomplished by simply issuing another command (reset is not required).  
Table 5-31 Standby Immediate  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
E0H or 94H  
X
Drive  
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
5.1.23 Translate Sector–87H  
When this command is issued, the controller responds with a 512-byte buffer of information  
on the desired cylinder, head and sector with the actual Logical Address.  
Table 5-32 Translate Sector  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
87H  
1
LBA  
1
Drive  
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
X
X
© 2007 SanDisk Corporation  
5-23  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 5-33 represents the information in the buffer. This command is unique to SanDisk  
CompactFlash Memory cards.  
Table 5-33 Translate Sector Information  
Address  
00  
Information  
Head  
01-02  
03  
Cylinder  
Sector  
LBA  
04-07  
08  
Chip  
09-0A  
0B  
Block  
Page  
0C-1FF  
Reserved  
5.1.24 Wear Level–F5H  
This command is effectively a NOP command and only implemented for backward  
compatibility with earlier SanDisk SDP series products. The Sector Count Register will  
always be returned with an 00H indicating Wear Level is not needed.  
Table 5-34 Wear Level  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
F5H  
X
X
X
Drive  
Flag  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
Completion Status  
X
5.1.25 Write Buffer–E8H  
The Write Buffer command enables the host to overwrite contents of the card's sector buffer  
with any data pattern desired. This command has the same protocol as the Write Sector(s)  
command and transfers 512 bytes.  
Table 5-35 Write Buffer  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
E8H  
Drive  
X
X
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
X
X
X
X
X
02/07, Rev. 12.0  
5-24  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.1.26 Write DMA Command–CAH, CBH  
The Write DMA command in Table 5 33 executes in a similar manner to WRITE SECTOR(S)  
except for the following:  
The host initialised the DMA channel prior to issuing the command.  
Data transfers are qualified by DMARQ and are performed by the DMA channel.  
The device issues only one interrupt per command to indicate that data transfer has termi-  
nated and status is available.  
During the execution of a Write DMA command, the device provides status of the BSY bit or  
the DRQ bit until the command is completed.  
Table 5-36 Write DMA Command  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
CAH or CBH  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
5.1.27 Write Long Sector–32H, 33H  
This command is provided for compatibility purposes and is similar to the Write Sector(s)  
command except that it writes 516 bytes instead of 512 bytes. Only single sector Write Long  
operations are supported. The transfer consists of 512 bytes of data transferred in word mode  
followed by 4 bytes of ECC transferred in byte mode. Because of the unique nature of the  
solid-state CompactFlash Memory Card, the four bytes of ECC transferred by the host cannot  
be used by it. The card discards these four bytes and writes the sector with valid ECC fields.  
This command has the same protocol as the Write Sector(s) command.  
Table 5-37 Write Long Sector  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
32H or 33H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
X
X
5.1.28 Write Multiple Command–C5H  
This command is similar to the Write Sectors command. The card sets BSY within 400 nsec of  
accepting the command. Interrupts are not presented on each sector but on the transfer of a  
block that contains the number of sectors defined by Set Multiple. Command execution is  
identical to the Write Sectors operation except that the number of sectors defined by the Set  
Multiple command is transferred without intervening interrupts.  
© 2007 SanDisk Corporation  
5-25  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
DRQ qualification of the transfer is required only at the start of the data block, not on each  
sector. The block count of sectors to be transferred without intervening interrupts is  
programmed by the Set Multiple Mode command, which must be executed prior to the Write  
Multiple command.  
Table 5-38 Write Multiple Command  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
C5H  
Drive  
X
LBA  
X
Head  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High  
Cylinder Low  
Sector Number  
Sector Count  
X
When the Write Multiple command is issued, the Sector Count Register contains the number  
of sectors (not the number of blocks or the block count) requested. If the number of requested  
sectors is not evenly divisible by the sector/block, as many full blocks as possible are  
transferred, followed by a final, partial block transfer. The partial block transfer is for n  
sectors, where: n = remainder (sector count/block count).  
If the Write Multiple command is attempted before the Set Multiple Mode command has been  
executed or when Write Multiple commands are disabled, the Write Multiple operation will be  
rejected with an aborted command error.  
Errors encountered during Write Multiple commands are posted after the attempted writes of  
the block or partial block transferred. The Write command ends with the sector in error, even if  
it is in the middle of a block. Subsequent blocks are not transferred in the event of an error.  
Interrupts are generated when DRQ is set at the beginning of each block or partial block.  
The Command Block registers contain the cylinder, head and sector number of the sector  
where the error occurred and the Sector Count Register contains the residual number of sectors  
that need to be transferred for successful completion of the command e.g., each block has 4  
sectors, a request for 8 sectors is issued and an error occurs on the third sector. The Sector  
Count Register contains 6 and the address is that of the third sector.  
02/07, Rev. 12.0  
5-26  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.1.29 Write Multiple without Erase–CDH  
SanDisk does not recommend the use of this command in new designs but it is supported as a  
normal Write Sectors command for backward compatibility reasons.  
Table 5-39 Write Multiple w/out Erase  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
CDH  
Drive  
X
LBA  
X
Head  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High  
Cylinder Low  
Sector Number  
Sector Count  
X
5.1.30 Write Sector(s)–30H, 31H  
This command writes from 1 to 256 sectors as specified in the Sector Count Register. A sector  
count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector  
Number Register. When this command is accepted, the card sets BSY, then sets DRQ and  
clears BSY, then waits for the host to fill the sector buffer with the data to be written. No  
interrupt is generated to start the first buffer fill operation. No data should be transferred by the  
host until BSY has been cleared by the host.  
For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will  
be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt  
is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will  
remain in this state until the command is completed at which time BSY is cleared and an  
interrupt is generated.  
If an error occurs during a write of more than one sector, writing terminates at the sector where  
the error occurs. The Command Block registers contain the cylinder, head and sector number  
of the sector where the error occurred. The host may then read the command block to  
determine what error has occurred, and on which sector.  
Table 5-40 Write Sector(s)  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
30H or 31H  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
© 2007 SanDisk Corporation  
5-27  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
5.1.31 Write Sector(s) without Erase–38H  
SanDisk does not recommend the use of this command in new designs but it is supported as a  
normal Write Sectors command for backward compatibility reasons.  
Table 5-41 Write Sector(s) w/out Erase  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
38H  
1
LBA  
1
Drive  
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
5.1.32 Write Verify Sector(s)–3CH  
This command writes from 1 to 256 sectors as specified in the Sector Count Register. A sector  
count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector  
Number Register. When this command is accepted, the card sets BSY, then sets DRQ and  
clears BSY, then waits for the host to fill the sector buffer with the data to be written. No  
interrupt is generated to start the first buffer fill operation. No data should be transferred by the  
host until BSY has been cleared by the host.  
For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will  
be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt  
is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will  
remain in this state until the command is completed at which time BSY is cleared and an  
interrupt is generated.  
Table 5-42 Write Verify Sector(s)  
Bit  
7
6
5
4
3
2
1
0
Command (7)  
C/D/H (6)  
3CH  
Drive  
1
LBA  
1
Head (LBA 27-24)  
Cyl High (5)  
Cyl Low (4)  
Sec Num (3)  
Sec Cnt (2)  
Feature (1)  
Cylinder High (LBA 23-16)  
Cylinder Low (LBA 15-8)  
Sector Number (LBA 7-0)  
Sector Count  
X
If an error occurs during a write of more than one sector, writing terminates at the sector where  
the error occurs. The Command Block registers contain the cylinder, head and sector number  
of the sector where the error occurred. The host may then read the command block to  
determine what error has occurred, and on which sector.  
02/07, Rev. 12.0  
5-28  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
ATA Command Description  
5.2  
Error Posting  
Table 5-43 summarizes the valid status and error value for all the ATA command set.  
a
Table 5-43 Error and Status Register  
Error Register  
Status Register  
Command  
Check Power Mode  
Execute Drive Diagnostic  
Erase Sector(s)  
Format Track  
BBK  
UNC  
IDNF  
ABRT  
AMNF  
DRDY  
V
DWF  
DSC  
V
CORR  
ERR  
V
-
-
-
-
-
-
V
-
-
-
V
-
-
-
V
V
V
V
-
-
V
V
-
V
V
V
V
V
-
V
V
-
V
V
V
V
V
V
-
V
-
V
-
V
V
-
V
Identify Device  
-
-
V
V
-
V
Idle  
-
-
-
-
V
V
-
V
Idle Immediate  
-
-
-
-
V
V
-
V
Initialize Drive Parameters  
Read Buffer  
-
-
-
-
V
V
-
V
-
-
-
V
V
-
V
V
V
V
-
V
Read DMAb  
V
V
V
V
V
V
V
V
Read Multiple  
V
V
V
V
-
V
-V  
V
V
-
V
V
V
V
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
-
V
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
Read Long Sector  
Read Sector(s)  
Read Verify Sectors  
Recalibrate  
V
V
-
Request Sense  
Seek  
-
-
-
-
-
-
-
V
-
-
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
-
Set Features  
-
-
-
-
Set Multiple Mode  
Set Sleep Mode  
Standby  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Standby Immediate  
Translate Sector  
Wear Level  
-
-
-
-
-
V
V
-
-
V
V
-
V
V
-
-
V
-
-
Write Buffer  
-
Write DMA  
V
V
V
V
V
V
V
-
-
V
V
V
V
V
V
V
-
-
-
Write Long Sector  
Write Multiple  
-
V
V
V
V
V
V
-
V
V
V
V
V
V
V
-
-
-
Write Multiple w/o Erase  
Write Sector(s)  
Write Sector(s) w/o Erase  
Write Verify Sector(s)  
Invalid Command Code  
-
-
-
-
-
-
-
-
-
-
a. V = Valid on this command.  
b. CompactFlash products support multiword DMA.  
© 2007 SanDisk Corporation  
5-29  
Rev. 12.0, 02/07  
ATA Command Description  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
02/07, Rev. 12.0  
5-30  
© 2007 SanDisk Corporation  
CHAPTER 6  
CIS Description  
This section describes the Card Information Structure (CIS) for SanDisk CompactFlash  
Memory cards.  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
01h  
7
6
5
4
3
2
1
0
Content Description  
Device Info Tuple  
Link is 4 bytes  
Function  
000h  
002h  
CISTPL_DEVICE  
Tuple Code  
04h  
Link to  
next tuple  
004h  
006h  
DFh  
12h  
Dev ID Type  
Dh = I/O  
W
1
Speed  
I/O Device, Wait State,  
Extended Speed  
Device ID,  
WPS, Speed  
7h = Ext  
Speed Exponent = 2h  
Extended  
Speed  
Speed Mantissa = 2h  
X
X
120 ns if no wait  
80 ns if no wait  
79h  
Extreme III  
01h  
Speed Exponent = 1h  
Extended  
Speed  
Speed Mantissa = Fh  
008h  
# Address Unit – 1 = 1x  
Side Code = 2k units  
(One) 2 kB of Address  
Space  
Device Size  
00Ah  
00Ch  
FFh  
1Ch  
List End Marker  
CISTPL_DEVICE_OC  
End of Devices  
End Marker  
Tuple Code  
Other Conditions  
Info Tuple  
00Eh  
010h  
04h  
03h  
Link is 4 Bytes  
Link to Next  
Tuple  
Reserved = 0  
V
W
A
I
Conditions: 3V operation  
is allowed and WAIT  
is used  
3 V Operation,  
Wait Function  
CC  
T
012h  
D9h  
DevID Type  
Dh = I/O  
W
1
Speed = 1h  
I/O Device, WPS,  
Speed = 250 ns  
Device ID,  
WPS, Speed  
014h  
016h  
018h  
01h  
FFh  
18h  
# Address Unit – 1 = 1x  
Side Code = 2k units  
2 kB of Address Space  
End of Devices  
Device Size  
End Marker  
Tuple Code  
List End Marker  
CISTPL_JEDEC_C  
JEDEC ID  
Common Memory  
01Ah  
01Ch  
02h  
Link is 2 bytes  
Link Length  
DFh  
PCMCIA JEDEC Manufacturer’s ID  
First byte of JEDEC ID  
for SanDisk PC Card  
ATA 12V  
Byte 1,  
JEDEC ID of  
Device 1  
(0-2K)  
01Eh  
01h  
PCMCIA Code for PC Card-ATA No Vpp Required  
CISTPL_MANFID  
Second Byte of  
JEDEC ID  
Byte 2,  
JEDEC ID  
020h  
022h  
024h  
20h  
04h  
45h  
Manufacturer’s ID Tuple  
Link is 4 bytes  
Tuple Code  
Link Length  
Low Byte of PCMCIA Manufacturer’s Code  
SanDisk JEDEC  
Manufacturer’s ID  
Low Byte of  
PCMCIA  
Mfg ID  
© 2007 SanDisk Corporation  
6-1  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Function  
Data  
7
6
5
4
3
2
1
0
Content Description  
026h  
00h  
High Byte of PCMCIA Manufacturer’s Code  
Code of 0 because other  
byte is JEDEC 1 byte  
Manufacturer’s ID  
High Byte of  
PCMCIA  
Mfg ID  
028h  
02Ah  
02Ch  
02Eh  
01h  
04h  
15h  
17h  
Low Byte of Product Code  
High Byte of Product Code  
CISTPL_VER_1  
SanDisk Code for  
SDP Series  
Low Byte  
Product Code  
SanDisk Code for  
PC Card ATA  
High Byte  
Product Code  
Level 1 Version/Product  
Info  
Tuple Code  
Link Length  
Link to next tuple is  
23 bytes  
030h  
032h  
034h  
036h  
04h  
01h  
53h  
61h  
TPPLV1_MAJOR  
TPPLV1_MINOR  
PCMCIA 2.0/JEIDA 4.1  
PCMCIA 2.0/JEIDA 4.1  
‘S’  
Major Version  
Minor Version  
String 1  
ASCII Manufacturer String  
a
‘a’  
038h  
03Ah  
03Ch  
03Eh  
040h  
042h  
044h  
046h  
048h  
04Ah  
04Ch  
04Eh  
050h  
052h  
054h  
056h  
058h  
05Ah  
05Ch  
6Eh  
44h  
69h  
73h  
6Bh  
00h  
53h  
44h  
50h  
00h  
35h  
2Fh  
33h  
20h  
30h  
2Eh  
36h  
00h  
FFh  
‘n’  
‘D’  
‘i’  
‘s’  
‘k’  
End of Manufacturer String  
ASCII Product Name String  
Null Terminator  
‘S’  
Info String 2  
Info String 3  
‘D’  
‘P’  
End of Product Name String  
Null Terminator  
‘5’  
‘/’  
‘3’  
‘ ‘  
SanDisk Card CIS Revision Number  
‘0’  
‘.’  
‘6’  
End of CIS Revision Number  
End of List Marker  
Null Terminator  
FFh List Terminator  
No Info  
String 4  
05Eh  
060h  
80h  
03h  
CISTPL_VEND_SPECIF_80  
(Field Bytes 3-4 taken as 0)  
SanDisk Parameters  
Tuple  
Tuple Code  
Link Length is 3 Bytes  
Link to Next  
Tuple and  
Length of Info  
in this Tuple  
02/07, Rev. 12.0  
6-2  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Function  
Data  
7
6
5
4
3
2
1
0
Content Description  
062h  
14h  
W
12  
NI  
PP  
P
D
N
A
R I A  
R I R  
SP  
No Wear Level & NO  
Vpp  
SanDisk  
Fields, 1 to 4  
Bytes limited  
by link length  
W: No Wear Level  
12: Vpp not used on  
0
1
1
0
0
0
0
1
Write  
NI: -INPACK connected  
PP: Programmable  
Power  
PDNA: Pwr Down Not  
Abort--Cmd  
RIA: RBsy, ATBsy con-  
nected  
RIR: RBsy Inhibited at  
Reset  
SP: No Security Present  
This definition applies  
only to cards with  
Manufacturer's ID tuple  
1st 3 bytes 45 00 01.  
064h  
08h  
R
0
R
0
R
0
R
0
E
1
TPR  
0
TAR  
0
R8  
0
R8: 8 bit ROM present  
SanDisk  
Fields, 1 to 4  
bytes limited  
by link length  
TAR: Temp Bsy on AT  
Reset  
TPR: Temp Bsy on  
PCMCIA – Reset  
E: Erase Ahead Avail-  
able  
R: Reserved, 0 for now  
This definition applies  
only to cards with  
Manufacturer's ID tuple  
1st 3 bytes 45 00 01.  
066h  
00h  
For specific  
platform  
use only  
068h  
06Ah  
21h  
02h  
CISTPL_FUNCID  
Function ID Tuple  
Tuple Code  
Link Length is 2 Bytes  
Link to  
Next Tuple  
06Ch  
06Eh  
04h  
01h  
Disk Function  
Function  
Code  
Function Type Code  
R
0
R
0
R
0
R
0
R
0
R
0
R
0
P
1
Attempt installation  
at POST:  
P: Install at POST  
R: Reserved (0)  
070h  
072h  
22h  
02h  
CISTPL_FUNCE  
Function  
Tuple Code  
Extension Tuple  
Link Length is 2 Bytes  
Link to  
Next Tuple  
© 2007 SanDisk Corporation  
6-3  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Function  
Data  
7
6
5
4
3
2
1
0
Content Description  
074h  
01h  
Extension Tuple  
describes the Interface  
Protocol  
Extension  
Tuple Type  
for Disk  
Disk Function Extension Tuple Type  
076h  
01h  
PC Card–ATA Interface  
Extension Info  
Interface Type Code  
CISTPL_FUNCE  
078h  
07Ah  
22h  
03h  
Function Extension tuple  
Tuple has 3 Info Bytes  
Tuple Code  
Link Length  
07Ch  
02h  
Basic PCMCIA-ATA  
Extension Tuple  
Extension  
Tuple Type  
for Disk  
Disk Function Extension Tuple Type  
07Eh  
0Ch  
R
0
R
0
R
0
R
0
U
1
S
1
V
0
Unique Manufacturer/  
Serial Number com-  
bined string:  
Basic ATA  
Option  
Parameters  
V = 0: No Vpp Required  
V = 1: Vpp on Modified  
Media  
V = 2: Vpp on Any  
Operation  
V = 3: Vpp Continuous  
S: Silicon, else Rotating  
Drive  
U: ID Drive Mfg/SN  
Unique  
080h  
0Fh  
R
0
I
E
0
N
0
P3  
1
P2  
1
P1  
1
P0  
1
All power-down modes  
and power commands  
are not needed to  
Extended  
ATA Option  
Parameters  
0
minimize power.  
P0: Sleep Mode  
Supported  
P1: Standby Mode  
Supported  
P2: Idle Mode  
Supported  
P3: Drive Auto Power  
Control  
N: Some Config  
Excludes 3X7  
E: Index Bit is Emulated  
I: Twin–-IOis16 Data  
Reg Only  
082h  
084h  
1Ah  
05h  
CISTPL_CONF  
Configuration Tuple  
Tuple Code  
Link Length is 5 Bytes  
Link to  
Next Tuple  
02/07, Rev. 12.0  
6-4  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
6
5
4
3
2
1
RAS  
01  
0
Content Description  
Function  
086h  
01h  
RFS  
00  
RMS  
00  
Size of Reserved Field  
is 0 Bytes  
Size of  
Fields Byte  
(TPCC_SZ)  
Size of Register Mask  
is 1 Byte  
Size of Config Base  
Address is 2 Bytes  
RFS: Bytes in  
Reserved Field  
RMS: Bytes in  
Reg Mask–1  
RAS: Bytes in  
Base Addr–1  
088h  
07h  
TPCC_LAST  
Entry with Config Index  
07h is final entry in table  
Last Entry of  
Config. Table  
08Ah  
08Ch  
00h  
02h  
TPCC_RADR (LSB)  
TPCC_RADR (MSB)  
Configuration Registers  
locatedat200h  
Location of  
Config.  
in Reg. Space  
Registers  
08Eh  
0Fh  
R
0
R
0
R
0
R
0
S
1
P
1
C
1
I
First (4) Configuration  
Registers are present:  
TPCC_RMSK  
1
I: Configuration Index  
C: Configuration and  
Status  
P: Pin Replacement  
S: Socket and Copy  
R: Reserved for  
future use  
090h  
092h  
1Bh  
0Bh  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 11  
Bytes. Also limits size of  
this tuple to 13 bytes.  
Link to  
Next Tuple  
094h  
C0h  
I
D
1
MemoryMapped  
I/O Configuration  
TPCE_INDX  
Configuration Index  
0
1
Configuration Index for  
this entry is 0. Interface  
Byte follows this byte.  
Default Configuration,  
so is not dependent on  
previous Default  
Configuration.  
D: Default Configuration  
I: Interface Byte follows  
© 2007 SanDisk Corporation  
6-5  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
W
1
6
R
1
5
P
0
4
B
0
3
2
1
0
Content Description  
Function  
096h  
C0h  
Memory Only  
TPCE_IF  
Interface Type  
Interface(0), Bvd's and  
wProt not used,  
Ready/-Busy and Wait  
for memory cycles  
active.  
B: Battery Volt  
Detects Used  
P: Write Protect Used  
R: Ready/-Busy Used  
W: Wait Used for  
Memory Cycles  
098h  
A1h  
M
1
MS  
1
IR  
0
IO  
0
T
0
P
1
V
only Power;  
TPCE_FS  
CC  
No Timing, I/O, or IRQ;  
2 Byte Memory  
Space Length;  
Misc Entry Present.  
P: Power Info type  
T: Timin Info present  
IO :I/O Port Info present  
IR: Interrupt Info present  
MS: Mem Space Info  
type  
M: Misc Info Byte(s)  
present  
09Ah  
27h  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
HV  
1
LV  
1
NV  
1
Nominal Voltage follows:  
NV: Nominal Voltage  
LV: Mimimum Voltage  
HB: Maximum Voltage  
SI: Static Current  
Power  
Parameters  
for V  
CC  
AI: Average Current  
PI: Peak Current  
DI: Power Down Current  
09Ch  
09Eh  
0A0h  
55h  
4Dh  
5Dh  
X
0
X
0
X
0
Mantissa  
Ah = 5.0  
Mantissa  
9h = 4.5  
Mantissa  
Bh = 5.5  
Exponent  
5h = 1V  
V
Nominal is 5 V  
V
Nominal  
CC  
CC  
Value  
Exponent  
5h = 1V  
V
Nominal is 4.5 V  
Nominal is 5.5 V  
V
Min.  
CC  
CC  
CC  
Value  
Exponent  
5h = 1V  
V
V
Max.  
CC  
Value  
0A2h  
0A4h  
0A6h  
75h  
08h  
00h  
X
0
Mantissa  
Eh = 8.0  
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 80 mA  
Max. Average  
Current  
Length of Memory  
Space is 2 kB  
TPCE_MS  
Length in 256 Bytes Pages (LSB)  
Length LSB  
Start at 0 on card  
TPCE_MS  
Length in 256 Bytes Pages (MSB)  
Length MSB  
02/07, Rev. 12.0  
6-6  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
X
0
6
R
0
5
P
1
4
RO  
0
3
A
0
2
1
0
Content Description  
Function  
0A8h  
21h  
T
Power-Down and  
Twin Card.  
TPCE_MI  
1
T: Twin Cards Allowed  
A: Audio Supported  
RO: Read Only Mode  
P: Power Down  
Supported  
R: Reserved  
X: More Miscellaneous  
Fields Bytes  
0AAh  
0ACh  
1Bh  
06h  
CISTPL_CE  
Configuration Entry  
Tuple  
Tuple Code  
Link to Next Tuple is 6  
Bytes. Also limits size of  
this tuple to 8 bytes.  
Link to  
Next Tuple  
0AEh  
0B0h  
0B2h  
00h  
01h  
21h  
I
D
0
Configuration Index  
0
Memory Mapped I/O  
3.3V Configuration.  
TPCE_INDX  
TPCE_FS  
TPCE_PD  
0
M
0
MS  
0
IR  
0
IO  
0
T
0
P
1
P: Power Info type  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
H
0
LV  
0
NV  
1
PI: Peak Current  
NV: Nominal Operation  
Supply Voltage  
0B4h  
0B6h  
B5h  
1Eh  
X
1
Mantissa  
6h = 3.0  
Exponent  
5h = 10  
Nominal Operation  
Nominal  
Operation  
Supply  
Supply Voltage = 3.0V  
Voltage  
X
0
1Eh  
+.30  
Nominal  
Operation  
Supply  
Voltage  
Extension  
Byte  
0B8h  
4Dh  
X
0
Mantissa  
9h = 4.5  
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 45 mA  
Max. Average  
Current  
0BAh  
0BCh  
1Bh  
0Dh  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 13  
Bytes. Also limits size of  
this tuple to 15 bytes.  
Link to  
Next Tuple  
© 2007 SanDisk Corporation  
6-7  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
I
6
D
1
5
4
3
2
1
0
Content Description  
Function  
0BEh  
C1h  
Configuration Index  
1
I/O Mapped Contiguous  
16 Registers  
TPCE_INDX  
1
Configuration.  
Configuration Index for  
this entry is 1. Interface  
Byte follows this byte.  
Default Configuration,  
therefore is not  
dependent on previous  
Default Configuration.  
D: Default Configuration  
I: Interface Byte follows  
0C0h  
41h  
W
0
R
1
P
0
B
0
Interface Type  
1
I/O Interface(1), Bvd's  
and wProt not used;  
Ready/-Busy active but  
Wait not used for  
TPCE_IF  
memory cycles.  
B: Battery Volt  
Detects Used  
P: Write Protect Used  
R: Ready/-Busy Used  
W: Wait Used for  
Memory Cycles  
0C2h  
99h  
M
1
MS  
0
IR  
1
IO  
1
T
0
P
1
V
Only Power  
TPCE_FS  
CC  
Descriptors; No Timing;  
I/O and IRQ present; No  
Memory Space; Misc  
Entry Present  
P: Power Info type  
T: Timing Info present  
IO :I/O Port Info present  
IR: Interrupt Info present  
MS: Memory Space Info  
type  
M: Misc Info Byte(s)  
present  
0C4h  
27h  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
HV  
1
LV  
1
NV  
1
Nominal Voltage Follows  
NV: Nominal Voltage  
LV: Mimimum Voltage  
HB: Maximum Voltage  
SI: Static Current  
Power  
Parameters  
for V  
CC  
AI: Average Current  
PI: Peak Current  
DI: Power Down Current  
0C6h  
55h  
X
0
Mantissa  
Ah = 5.0  
Exponent  
5h = 1V  
V
Nominal is 5V  
V
Nominal  
CC  
CC  
Value  
02/07, Rev. 12.0  
6-8  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
X
0
6
5
4
3
2
1
0
Content Description  
Function  
0C8h  
0CAh  
0CCh  
0CEh  
4Dh  
Mantissa  
9h = 4.5  
Mantissa  
Bh = 5.5  
Mantissa  
Eh = 8.0  
Exponent  
5h = 1V  
Exponent  
5h = 1V  
Exponent  
5h = 10  
V
Nominal is 4.5V  
V
Min.  
CC  
CC  
Value  
5Dh  
75h  
64h  
X
0
V
Nominal is 5.5V  
V
Max.  
CC  
CC  
Value  
X
0
Max. Average Current  
over 10 ms is 80 mA  
Max. Average  
Current  
R
0
S
1
E
IO AddeLines  
4
Supports both 8 and 16  
bit I/O hosts. 4 Address  
lines & no range so 16  
registers and host must  
do all of the selection  
decoding.  
TPCE_IO  
1
IO AddrLines:#lines  
decoded.  
E: 8-bit Only Hosts  
Supported  
S: 16-bit Hosts  
Supported  
R: Range follows  
0D0h  
F0h  
S
1
P
1
L
1
M
1
V
0
B
0
I
N
0
IRQ Sharing Logic  
Active in Card  
TPCE_IR  
0
Control & Status  
Register, Pulse and  
Level Mode Interrupts  
supported,  
Recommended IRQ's  
any of 0 through 15(F)  
S: Share Logic Active  
P: Pulse Mode IRQ  
Supported  
L: Level Mode IRQ  
Supported  
M: Bit Mask of IRQs  
Present  
V: Vendor Unique IRQ  
B: Bus Error IRQ  
I: IO Check IRQ  
N: Non-Maskable IRQ  
0D2h  
0D4h  
FFh  
FFh  
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
1
IRQLevelstoberouted  
0 - 15 recommended.  
TPCE_IR  
Mask  
Extension  
Byte 1  
F
1
E
1
D
1
C
1
B
1
A
1
9
1
8
1
Recommended routing  
to any "normal,  
TPCE_IR  
Mask  
maskable" IRQ.  
Extension  
Byte 2  
© 2007 SanDisk Corporation  
6-9  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
X
0
6
R
0
5
P
1
4
RO  
0
3
A
0
2
1
0
Content Description  
Function  
0D6h  
21h  
T
Power-Down  
TPCE_MI  
and Twin Card.  
1
T: Twin Cards Allowed  
A: Audio Supported  
RO: Read Only Mode  
P: Power Down  
Supported  
R: Reserved  
X: More Misc Fields  
Bytes  
0D8h  
0DAh  
1Bh  
06h  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 6  
Bytes. Also limits size of  
this tuple to 8 bytes.  
Link to  
Next Tuple  
0DCh  
01h  
I
D
0
Configuration Index  
1
I/O Mapped Contiguous  
16  
TPCE_INDX  
TPCE_FS  
0
3.3V Configuration  
0DEh  
0E0h  
01h  
21h  
M
0
MS  
0
IR  
0
IO  
0
T
0
P
1
P: Power Info type  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
HV  
0
LV  
0
NV  
1
PI: Peak Current  
Power  
Parameters  
NV: Nominal Operation  
for V  
CC  
Supply Voltage  
0E2h  
0E4h  
B5h  
1Eh  
X
1
Mantissa  
6h = 3.0  
Exponent  
5h = 1  
Nominal Operation  
Nominal  
Operation  
Supply  
Supply Voltage = 3.0V  
Voltage  
X
0
1Eh  
+.30  
Nominal  
Operation  
Supply  
Voltage  
Extension  
Byte  
0E6h  
4Dh  
X
0
Mantissa  
9h = 4.5  
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 45 mA  
Max. Average  
Current  
0E8h  
0EAh  
1Bh  
12h  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 18  
Bytes. Also limits size of  
this tuple to 20 bytes  
Link to  
Next Tuple  
0ECh  
C2h  
I
D
1
Configuration Index  
2
AT Fixed Disk Primary  
I/O Address  
TPCE_INDX  
1
Configuration  
Configuration Index for  
this entry is 2. Interface  
Byte follows this byte.  
Default Configuration  
02/07, Rev. 12.0  
6-10  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
W
0
6
R
1
5
P
0
4
B
0
3
2
1
0
Content Description  
Function  
0EEh  
41h  
Interface Type  
1
I/O Interface(1), Bvd's  
and wProt not used;  
Ready/-Busy active but  
Wait not used for  
TPCE_IF  
memory cycles.  
B: Battery Volt Detects  
Used  
P: Write Protect Used  
R: Ready/-Busy Used  
W: Wait Used for  
Memory Cycles  
0F0h  
99h  
M
1
MS  
0
IR  
1
IO  
1
T
0
P
1
V
Only Power  
TPCE_FS  
CC  
Description; No Timing;  
I/O and IRQ present; No  
Memory Space; Misc  
Entry present.  
P: Power Info type  
T: Timing Info present  
IO: I/O Port Info present  
IR: Interrupt Info present  
MS: Memory Space Info  
type  
M: Misc Info Byte(s)  
present  
0F2h  
27h  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
HV  
1
LV  
1
NV  
1
Nominal Voltage follows:  
NV: Nominal Voltage  
LV: Mimimum Voltage  
HB: Maximum Voltage  
SI: Static Current  
Power  
Parameters  
for V  
CC  
AI: Average Current  
PI: Peak Current  
DI: Power Down Current  
0F4h  
0F6h  
0F8h  
0FAh  
55h  
4Dh  
5Dh  
75h  
X
0
X
0
X
0
X
0
Mantissa  
Ah = 5.0  
Mantissa  
9h = 4.5  
Mantissa  
Bh = 5.5  
Mantissa  
9h = 4.5  
Exponent  
5h = 1V  
V
Nominal is 5V  
V
Nominal  
CC  
CC  
Value  
Exponent  
5h = 1V  
V
Nominal is 4.5V  
Nominal is 5.5V  
V
Min.  
CC  
CC  
Value  
Exponent  
5h = 1V  
V
V
Max.  
CC  
CC  
Value  
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 80 mA  
Max. Average  
Current  
© 2007 SanDisk Corporation  
6-11  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
R
1
6
S
1
5
E
1
4
3
2
1
0
Content Description  
Function  
0FCH  
EAh  
IO AddeLines  
Ah = 10  
Supports both 8- and  
16-bit I/O hosts. 10  
Address Lines with  
range so card will  
respond only to  
TPCE_IO  
indicated (1F0-1F7,  
3F6-3F7) on A9 through  
A0 for I/O cycles. IO  
AddrLines:#lines  
decoded  
E: 8-bit Only Hosts  
Supported  
S: 16-bit Hosts  
Supported  
R: Range follows  
0FEh  
61h  
LS  
1
AS  
2
N Ranges - 1  
1
Number of Ranges is 2;  
Size of each address is  
2 bytes; size of each  
length is 1 byte.  
I/O Range  
Format  
Description  
AS: Size of Addresses  
0: No Address Present  
1: 1Byte (8 bit)  
Addresses  
2: 2Byte (16 bit)  
Addresses  
3: 4Byte (32 bit)  
Addresses  
LS: Size of length  
0: No Lengths Present  
1: 1Byte (8 bit) Lengths  
2: 2Byte (16 bit)  
Lengths  
3: 4Byte (32 bit)  
Lengths  
100h  
102h  
104h  
F0h  
01h  
07h  
1st I/O Base Address (lsb)  
1st I/O Base Address (msb)  
1st I/O Range Length - 1  
First I/O Range Base  
is 1F0h  
8 Bytes Total ==>  
1F0-1F7h  
I/O Length–1  
I/O Length–1  
106h  
108h  
10Ah  
F6h  
03h  
01h  
2nd I/O Base Address (lsb)  
2nd I/O Range Base  
is 3F6h  
2nd I/O Base Address (msb)  
2nd I/O Range Length - 1  
2 Bytes Total ==>  
3F6-3F7h  
02/07, Rev. 12.0  
6-12  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
S
1
6
P
1
5
L
1
4
M
0
3
2
1
0
Content Description  
Function  
10Ch  
EEh  
Recommend IRQ Level  
Eh = 14  
IRQ Sharing Logic  
Active in Card  
TPCE_IR  
Control & Status  
Register, Pulse and  
Level Mode Interrupts  
supported,  
Recommended IRQ's  
any of 0 through 15(F)  
S: Share Logic Active  
P: Pulse Mode IRQ  
Supported  
L: Level Mode IRQ  
Supported  
M: Bit Mask of IRQs  
Present  
M=0 so bits 3-0 are  
single level, binary  
encoded  
10Eh  
21h  
X
0
R
0
P
1
RO  
0
A
0
T
1
Power-Down  
TPCE_MI  
and Twin Card.  
T: Twin Cards Allowed  
A: Audio Supported  
RO: Read Only Mode  
P: Power Down  
Supported  
R: Reserved  
X: More Misc Fields  
Bytes  
110h  
112h  
1Bh  
06h  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 6  
Bytes. Also limits size of  
this tuple to 8 bytes.  
Link to  
Next Tuple  
114h  
116h  
118h  
02h  
01h  
21h  
I
D
0
Configuration Index  
AT Fixed Disk Primary  
I/O 3.3V Configuration  
TPCE_INDX  
TPCE_FS  
0
2
M
0
MS  
0
IR  
0
IO  
0
T
0
P
1
P: Power Info type  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
HV  
0
LV  
0
NV  
1
PI: Peak Current  
Power  
Parameters  
NV: Nominal Operation  
for V  
CC  
Supply Voltage  
11AH  
B5h  
X
1
Mantissa  
6h = 3.0  
Exponent  
5h = 1  
Nominal Operation  
Nominal  
Operation  
Supply  
Supply Voltage = 3.0V  
Voltage  
© 2007 SanDisk Corporation  
6-13  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
X
0
6
5
4
3
2
1
0
Content Description  
Function  
11Ch  
1Eh  
1Eh  
+.30  
Nominal  
Operation  
Supply  
Voltage  
Extension  
Byte  
11Eh  
4Dh  
X
0
Mantissa  
9h = 4.5  
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 45 mA  
Max. Average  
Current  
120h  
122h  
1Bh  
12h  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 18  
Bytes. Also limits size of  
this tuple to 20 bytes.  
Link to  
Next Tuple  
124h  
C3h  
I
D
1
Configuration Index  
3
AT Fixed Disk  
TPCE_INDX  
Secondary I/O  
1
Address Configuration  
Configuration Index for  
this entry is 3. Interface  
Byte follows this byte.  
Default Configuration  
126h  
41h  
W
0
R
1
P
B
0
Interface Type  
I/O Interface(1), Bvd's  
and wProt not used;  
Ready/-Busy active but  
Wait not used for  
TPCE_IF  
0
1
memory cycles.  
B: Battery Volt Detects  
Used  
P: Write Protect Used  
R: Ready/-Busy Used  
W: Wait Used for  
Memory Cycles  
128h  
99h  
M
1
MS  
0
IR  
1
IO  
1
T
0
P
1
V
-Only Power  
TPCE_FS  
CC  
Descriptors; No Timing;  
I/O and IRQ present; No  
Memory Space; Misc  
Entry Present.  
P: Power Info type  
T: Timing Info present  
IO: I/O Port Info present  
IR: Interrupt Info present  
MS: Memory Space Info  
type  
M: Misc Info Byte(s)  
present  
02/07, Rev. 12.0  
6-14  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
R
0
6
DI  
0
5
PI  
1
4
AI  
0
3
SI  
0
2
HV  
1
1
LV  
1
0
NV  
1
Content Description  
Function  
12Ah  
27h  
Nominal Voltage Follows  
NV: Nominal Voltage  
LV: Mimimum Voltage  
HB: Maximum Voltage  
SI: Static Current  
Power  
Parameters  
for V  
CC  
AI: Average Current  
PI: Peak Current  
DI: Power Down Current  
12Ch  
12Eh  
130h  
132h  
134h  
55h  
4Dh  
5Dh  
75h  
EAh  
X
0
Mantissa  
Ah = 5.0  
Mantissa  
9h = 4.5  
Mantissa  
Bh = 5.5  
Mantissa  
Eh = 1.0  
Exponent  
5h = 1V  
V
Nominal is 5V  
V
Nominal  
CC  
CC  
Value  
X
0
Exponent  
5h = 1V  
V
Nominal is 4.5V  
Nominal is 5.5V  
V
Min.  
CC  
CC  
Value  
X
0
Exponent  
5h = 1V  
V
V
Max.  
CC  
CC  
Value  
X
0
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 80 mA  
Max. Average  
Current  
R
1
S
1
E
IO AddeLines  
Ah = 10  
Supports both 8- and  
16-bit I/O hosts. 10  
Address Lines with  
Range so card will  
respond only to  
TPCE_IO  
1
indicated (170-177, 376-  
377) on A9 through A0  
for I/O cycles. IO  
AddrLines:#lines  
decoded  
E: 8-bit Only Hosts  
Supported  
S: 16-bit Hosts  
Supported  
R: Range follows  
© 2007 SanDisk Corporation  
6-15  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Function  
Data  
7
6
5
4
3
2
1
0
Content Description  
136h  
61h  
LS  
1
AS  
2
N Ranges–1  
1
Number of Ranges is 2;  
Size of each address is  
2 bytes; size of each  
length is 1 byte.  
I/O Range  
Format  
Description  
AS: Size of Addresses  
0: No Address Present  
1: 1Byte (8 bit)  
Addresses  
2: 2Byte (16 bit)  
Addresses  
3: 4Byte (32 bit)  
Addresses  
LS: Size of length  
0: No Lengths Present  
1: 1Byte (8 bit) Lengths  
2: 2Byte (16 bit)  
Lengths  
3: 4Byte (32 bit)  
Lengths  
138h  
13Ah  
13Ch  
70h  
01h  
07h  
1st I/O Base Address (LSB)  
1st I/O Base Address (MSB)  
1st I/O Range Length–1  
First I/O Range Base  
is 170h  
8 Bytes Total ==>  
170-177h  
I/O Length–1  
13Eh  
140h  
142h  
76h  
03h  
01h  
2nd I/O Base Address (LSB)  
2nd I/O Base Address (MSB)  
2nd I/O Range Length–1  
Second I/O Range  
Base is 376h  
2 Bytes Total ==>  
376-377h  
I/O Length–1  
TPCE_IR  
144h  
EEh  
S
1
P
1
L
M
0
Recommend IRQ Level  
Eh = 14  
IRQ Sharing Logic  
Active in Card Control &  
Status Register, Pulse  
and Level Mode  
1
Interrupts supported,  
Recommended IRQ's  
any of 0 through 15(F).  
S: Share Logic Active  
P: Pulse Mode IRQ  
Supported  
L: Level Mode IRQ  
Supported  
M: Bit Mask of IRQs  
Present  
M=0 therefore bits 3-0  
are single level, binary  
encoded  
02/07, Rev. 12.0  
6-16  
© 2007 SanDisk Corporation  
SanDisk CompactFlash Card OEM Product Manual  
CIS Description  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Data  
7
X
0
6
R
0
5
P
1
4
RO  
0
3
A
0
2
1
0
Content Description  
Function  
146h  
21h  
T
Power-Down,  
TPCE_MI  
and Twin Card.  
1
T: Twin Cards Allowed  
A: Audio Supported  
RO: Read Only Mode  
P: Power Down  
Supported  
R: Reserved  
X: More Misc Fields  
Bytes  
148h  
14Ah  
1Bh  
06h  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to Next Tuple is 6  
Bytes. Also limits size of  
this tuple to 8 bytes.  
Link to  
Next Tuple  
14Ch  
03h  
I
D
0
Configuration Index  
3
AT Fixed Disk  
Secondary I/O  
TPCE_INDX  
TPCE_FS  
0
3.3V Configuration  
14Eh  
150h  
01h  
21h  
M
0
MS  
0
IR  
0
IO  
0
T
0
P
1
P: Power Info type  
R
0
DI  
0
PI  
1
AI  
0
SI  
0
HV  
0
LV  
0
NV  
1
PI: Peak Current  
Power  
Parameters  
NV: Nominal Operation  
Supply Voltage  
for V  
CC  
152h  
154h  
B5h  
1Eh  
X
1
Mantissa  
6h = 3.0  
Exponent  
5h = 1  
Nominal Operation  
Nominal  
Operation  
Supply  
Supply Voltage = 3.0V  
Voltage  
X
0
1Eh  
0.3  
Nominal  
Operation  
Supply  
Voltage  
Extension  
Byte  
156h  
4Dh  
X
0
Mantissa  
9h = 4.5  
Exponent  
5h = 10  
Max. Average Current  
over 10 ms is 45 mA  
Max. Average  
Current  
158H  
15Ah  
15Ch  
1Bh  
04h  
07h  
CISTPL_CE  
Configuration  
Entry Tuple  
Tuple Code  
Link to NextTuple  
is 4 bytes  
Link to  
Next Tuple  
I
D
0
Configuration Index  
7
AT Fixed Disk  
Secondary I/O  
TPCE_INDX  
0
3.3V Configuration  
15Eh  
00h  
M
0
MS  
0
IR  
0
IO  
0
T
0
P
0
P: Power Info type  
TPCE_FS  
160h  
162h  
028h  
0D3h  
SanDisk Code  
SanDisk Code  
Reserved  
Reserved  
© 2007 SanDisk Corporation  
6-17  
Rev. 12.0, 02/07  
CIS Description  
SanDisk CompactFlash Card OEM Product Manual  
Table 6-1  
Card Information Structure  
Attribute  
Offset  
CIS  
Function  
Data  
7
6
5
4
3
2
1
0
Content Description  
164h  
166h  
168h  
014h  
CISTPL_NO_LINK  
No Bytes following  
End of Tuple Chain  
Prevent scan of  
Tuple Code  
common memory  
000h  
0FFh  
Link Length is 0 Bytes  
Link to  
Next Tuple  
End of CIS  
Tuple Code  
a. Legacy CompactFlash products may report "SunDisk" as the ASCII manufacture string.  
02/07, Rev. 12.0  
6-18  
© 2007 SanDisk Corporation  
Appendix A  
Ordering Information  
1
A.1 SanDisk CompactFlash Memory Card  
To order SanDisk products directly from SanDisk, call (408) 801-1000.  
Capacity  
(formatted in  
bytes)  
No. of  
Sectors/  
Track  
Sectors/Card  
(Max. LBA+1)  
No. of  
Heads  
No. of  
Cylinders  
Part Number  
SDCFJ-128-388  
Capacity  
128 MB  
128,450,560  
256,901,120  
250,880  
501,760  
8
32  
32  
63  
63  
63  
63  
63  
63  
63  
63  
63  
63  
63  
63  
63  
63  
980  
980  
SDCFJ-256-388  
256 MB  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
SDCFJ-512-388  
512 MB  
512,483,328  
1,000,944  
2,001,888  
4,001,760  
8,027,712  
2,001,888  
4,001,760  
8,027,712  
16,007,040  
32,014,080  
4,001,760  
8,027,712  
16,007,040  
24,010,560  
32,014,080  
993  
SDCFJ-1024-388  
SDCFJ-2048-388  
SDCFJ-4096-388  
SDCFH-1024-388  
SDCFH-2048-388  
SDCFH-4096-388  
SDCFH-8192-388  
SDCFH-16384-388  
SDCFX3-2048-388  
SDCFX3-4096-388  
SDCFX3-8192-388  
SDCFX3-12288-388  
SDCFX3-16384-388  
1024 MB  
2048 MB  
4096 MB  
1024 MB  
2048 MB  
4096 MB  
8192 MB  
16384 MB  
2048 MB  
4096 MB  
8192 MB  
12288 MB  
16384 MB  
1,024,966,656  
2,048,901,120  
4,110,188,544  
1,024,966,656  
2,048,901,120  
4,110,188,544  
8,195,604,480  
16,391,208,960  
2,048,901,120  
4,110,188,544  
8,195,604,480  
12,293,406.720  
16,391,208,960  
1,986  
3,970  
7,964  
1,986  
3,970  
7,964  
15,880  
31,760  
3,970  
7,964  
15,880  
23,820  
31,760  
1. 1 megabyte (MB) = 1 million bytes; 1 gigabyte (GB) = 1 billion bytes. Some of the listed capacity is used for formatting  
and other functions, and thus is not available for data storage.  
© 2007 SanDisk Corporation  
A-1  
Rev. 12.0, 02/07  
Ordering Information  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
Rev. 12.0, 02/07  
A-2  
© 2007 SanDisk Corporation  
Appendix B  
Limited Warranty  
I. WARRANTY STATEMENT  
SanDisk warrants its products to be free of any defects in materials or workmanship that would  
prevent them from functioning properly for one year from the date of purchase. This express  
warranty is extended by SanDisk Corporation.  
II. GENERAL PROVISIONS  
This warranty sets forth the full extent of SanDisk's responsibilities regarding the SanDisk SD  
Card. In satisfaction of its obligations hereunder, SanDisk, at its sole option, will repair, replace  
or refund the purchase price of the product.  
NOTWITHSTANDING ANYTHING ELSE IN THIS LIMITED WARRANTY OR  
OTHERWISE, THE EXPRESS WARRANTIES AND OBLIGATIONS OF SELLER AS SET  
FORTH IN THIS LIMITED WARRANTY, ARE IN LIEU OF, AND BUYER EXPRESSLY  
WAIVES ALL OTHER OBLIGATIONS, GUARANTIES AND WARRANTIES OF ANY  
KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY  
IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR  
PURPOSE OR INFRINGEMENT, TOGETHER WITH ANY LIABILITY OF SELLER  
UNDER ANY CONTRACT, NEGLIGENCE, STRICT LIABILITY OR OTHER LEGAL OR  
EQUITABLE THEORY FOR LOSS OF USE, REVENUE, OR PROFIT OR OTHER  
INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT  
LIMITATION PHYSICAL INJURY OR DEATH, PROPERTY DAMAGE, LOST DATA, OR  
COSTS OF PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES.  
IN NO EVENT SHALL THE SELLER BE LIABLE FOR DAMAGES IN EXCESS OF THE  
PURCHASE PRICE OF THE PRODUCT, ARISING OUT OF THE USE OR INABILITY TO  
USE SUCH PRODUCT, TO THE FULL EXTENT SUCH MAY BE DISCLAIMED BY LAW.  
SanDisk's products are not warranted to operate without failure. Accordingly, in any use of  
products in life support systems or other applications where failure could cause injury or loss of  
life, the products should only be incorporated in systems designed with appropriate  
redundancy, fault tolerant or back-up features.  
III. WHAT THIS WARRANTY COVERS  
For products found to be defective within one year of purchase, SanDisk will have the option of  
repairing or replacing the defective product, if the following conditions are met:  
A. A warranty registration card for each defective product was submitted and is on file at  
SanDisk. If not, a warranty registration card must accompany each returned defective product.  
This card is included in each product's original retail package.  
B. The defective product is returned to SanDisk for failure analysis as soon as possible after the  
failure occurs.  
C. An incident card filled out by the user, explaining the conditions of usage and the nature of  
the failure, accompanies each returned defective product.  
D. No evidence is found of abuse or operation of products not in accordance with the published  
specifications, or of exceeding storage or maximum ratings or operating conditions.  
© 2007 SanDisk Corporation  
B-1  
Rev. 12.0, 02/07  
Limited Warranty  
SanDisk CompactFlash Card OEM Product Manual  
All failing products returned to SanDisk under the provisions of this limited warranty shall be  
tested to the product's functional and performance specifications. Upon confirmation of  
failure, each product will be analyzed, by whatever means necessary, to determine the root  
cause of failure. If the root cause of failure is found to be not covered by the above provisions,  
then the product will be returned to the customer with a report indicating why the failure was  
not covered under the warranty.  
This warranty does not cover defects, malfunctions, performance failures or damages to the  
unit resulting from use in other than its normal and customary manner, misuse, accident or  
neglect; or improper alterations or repairs.  
SanDisk reserves the right to repair or replace, at its discretion, any product returned by its  
customers, even if such product is not covered under warranty, but is under no obligation to do  
so.  
SanDisk may, at its discretion, ship repaired or rebuilt products identified in the same way as  
new products, provided such cards meet or exceed the same published specifications as new  
products. Concurrently, SanDisk also reserves the right to market any products, whether new,  
repaired, or rebuilt, under different specifications and product designations if such products do  
not meet the original product's specifications.  
IV. RECEIVING WARRANTY SERVICE  
According to SanDisk's warranty procedure, defective product should be returned only with  
prior authorization from SanDisk Corporation. Please contact SanDisk's OEM Support  
Department at 866-436-6073 with the following information: product model number and  
description, serial numbers, nature of defect, conditions of use, proof of purchase and purchase  
date. If approved, SanDisk will issue a Return Material Authorization or Product Repair  
Authorization number and provide a shipping address where the defective product can be  
returned.  
V. STATE LAW RIGHTS  
SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL  
OR CONSEQUENTIAL DAMAGES, OR LIMITATION ON HOW LONG AN IMPLIED  
WARRANTY LASTS, SO THE ABOVE LIMITATIONS OR EXCLUSIONS MAY NOT  
APPLY TO YOU. This warranty gives you specific rights and you may also have other rights  
that vary from state to state.  
02/07, Rev. 12.0  
B-2  
© 2007 SanDisk Corporation  
Appendix C  
Disclaimer of Liability  
C.1 SanDisk Corporation Policy  
SanDisk Corporation general policy does not recommend the use of its products in life support  
applications wherein a failure or malfunction of the product may directly threaten life or injury.  
Accordingly, in any use of products in life support systems or other applications where failure  
could cause damage, injury or loss of life, the products should only be incorporated in systems  
designed with appropriate redundancy, fault tolerant or back-up features.  
SanDisk shall not be liable for any loss, injury or damage caused by use of the Products in any  
of the following applications:  
Special applications such as military related equipment, nuclear reactor control, and aero-  
space  
Control devices for automotive vehicles, train, ship and traffic equipment  
Safety system for disaster prevention and crime prevention  
Medical-related equipment including medical measurement device  
© 2007 SanDisk Corporation  
C-1  
Rev. 12.0, 2/2007  
Disclaimer of Liability  
SanDisk CompactFlash Card OEM Product Manual  
–This page intentionally left blank–  
02/07, Rev. 12.0  
C-2  
© 2007 SanDisk Corporation  

Vox Car Amplifier AC30CC1 User Manual
Verbatim Blu ray HD DVD User Manual
T Fal BeerTender User Manual
Sony XR C900RDS User Manual
Sony HVL FSL1 User Manual
Sony DCR DVD200 User Manual
Sony Car Speaker User Manual
Sony BDP S373 User Manual
Sirius Satellite Radio 051707a User Manual
Sharp VIEWCAMZ VL Z5E User Manual