®
Intel 31244 PCI-X to Serial ATA Controller
Contents
Contents
About This Document......................................................................................................................9
Reference Documentation ....................................................................................................9
Overview........................................................................................................................................13
Features..............................................................................................................................13
Applications ........................................................................................................................15
®
Intel 31244 PCI-X to Serial ATA Controller Package ..................................................................17
Signal Pin Descriptions.......................................................................................................18
3.1.1 VA0, VA1 (V ) Pin Requirements...................................................................21
CCPLL
Package/Marking Information .............................................................................................22
Ball Map By Function..........................................................................................................23
Routing Guidelines ........................................................................................................................25
General Routing Guidelines................................................................................................25
Crosstalk.............................................................................................................................26
EMI Considerations ............................................................................................................27
4.4.1 Decoupling.............................................................................................................28
®
Trace Impedance................................................................................................................29
4.5.1 Differential Impedance...........................................................................................29
®
Intel 31244 PCI-X to Serial ATA Controller Interface Ports.........................................................31
Serial ROM Interface ..........................................................................................................31
PCI-X Interface ...................................................................................................................32
Serial ATA Interface............................................................................................................33
5.4.1 Direct Port Access (DPA).......................................................................................33
5.4.2 Extended Voltage Mode ........................................................................................33
5.4.3 LED Interface.........................................................................................................34
5.4.4 Reference Clock Generation .................................................................................35
®
Intel 31244 PCI-X to Serial ATA Controller
Normal Mode (standard SATA driver) ................................................................................38
®
Extended Voltage Mode .....................................................................................................39
6.2.1 Backplane Topologies ...........................................................................................40
6.2.2 Motherboard Stackup for Backplane Designs........................................................42
6.2.3 Backplane Stripline Stackup ..................................................................................44
6.2.4 Cable Interconnect With Backplane.......................................................................45
PCI Voltage Levels .............................................................................................................47
PCI/X Clocking Modes........................................................................................................48
Design Guide
3
®
Intel 31244 PCI-X to Serial ATA Controller
Contents
PCI General Layout Guidelines..........................................................................................49
PCI-X Layout Guidelines For Slot Configurations...............................................................50
7.4.1 Protection Circuitry for Add-in Cards .....................................................................50
7.4.2 PCI Clock Layout Guidelines.................................................................................51
®
to Single-Slot .........................................................................................................52
®
Single PCI-X Load .................................................................................................53
®
Design With Multiple PCI-X Loads.........................................................................54
Cables and Connectors.................................................................................................................55
Cabling................................................................................................................................55
8.1.1 Serial ATA Cable ...................................................................................................58
Voltage Power Delivery .................................................................................................................59
®
Intel 31244 PCI-X to Serial ATA Controller Core
Supply Voltage: Providing 2.5 V in 3.3 V System...............................................................59
Test Methodology..........................................................................................................................61
10.1 Extended Voltage Mode .....................................................................................................63
10.1.1 Extended Voltage Mode Receiver Model ..............................................................63
10.1.2 Extended Voltage Mode Driver Model...................................................................64
Terminations: Pull-down/Pull-ups..................................................................................................65
®
Intel IQ31244 PCI-X to Serial ATA Controller Evaluation Platform Board...................................67
12.1 Features..............................................................................................................................68
Debug Connectors and Logic Analyzer Connectivity ....................................................................69
13.1 Probing PCI-X Signals........................................................................................................69
Design for Manufacturing ..............................................................................................................75
Thermal Solutions..........................................................................................................................77
15.1 Thermal Recommendations................................................................................................77
References....................................................................................................................................79
16.1 Related Documents ............................................................................................................79
16.2 Electronic Information.........................................................................................................80
®
Intel IQ31244 Controller Evaluation Platform Board Bill of Materials ..........................................81
4
Design Guide
®
Intel 31244 PCI-X to Serial ATA Controller
Contents
Figures
®
Intel 31244 PCI-X to Serial ATA Controller Block Diagram......................................................14
Packaging Considerations..........................................................................................................17
PBGA Mapped By Pin Function..................................................................................................23
Examples of Stubless and Short Stub Traces ............................................................................25
Crosstalk Effects on Trace Distance and Height ........................................................................26
PCB Ground Layout Around Connectors....................................................................................26
Cross Section of Differential Trace.............................................................................................29
10 LED and Serial EEPROM Configurations...................................................................................34
®
11 Intel 31244 PCI-X to Serial ATA Controller Connection Scheme - Normal Mode ....................38
®
12 Intel 31244 PCI-X to Serial ATA Controller HBA Stackup........................................................39
13 Write Backplane Topology..........................................................................................................40
14 Read Backplane Topology..........................................................................................................41
15 Microstrip Stackup ......................................................................................................................43
16 Stripline Stackup.........................................................................................................................44
17 Single-Slot Topology...................................................................................................................52
®
Design with Single PCI-X Load...................................................................................................53
19 Embedded PCI-X Design With Multiple Loads ...........................................................................54
20 Serial ATA Direct Connect..........................................................................................................55
21 Serial ATA Connectors Cable to Host Connections ...................................................................56
22 Serial ATA Host Connectors.......................................................................................................57
23 Serial ATA Cable Signal Connections ........................................................................................58
24 Serial ATA Eye Diagram.............................................................................................................62
25 Extended Mode Receiver Example ............................................................................................63
26 Extended Mode Driver Example.................................................................................................64
®
27 Intel IQ31244 PCI-X to Serial ATA Controller Evaluation Platform Board
Block Diagram ............................................................................................................................67
Design Guide
5
®
Intel 31244 PCI-X to Serial ATA Controller
Contents
Tables
Reference Documents.................................................................................................................. 9
Terminology and Definition........................................................................................................... 9
Serial ATA Signals Pin Descriptions...........................................................................................18
PCI-X Bus Pin Descriptions........................................................................................................19
Configuration Pin Descriptions ...................................................................................................20
JTAG Pin Descriptions ...............................................................................................................20
Serial ROM Interface Pin Descriptions .......................................................................................21
Power Supply Pin Descriptions ..................................................................................................21
Normal Voltage Mode.................................................................................................................33
10 Extended Voltage Mode .............................................................................................................33
11 Normal Voltage Mode.................................................................................................................38
12 Motherboard Stackup, Microstrip................................................................................................42
13 Motherboard Microstrip Parameters...........................................................................................42
14 Backplane Stripline Stackup.......................................................................................................44
16 Backplane Stackup, Offset Stripline ...........................................................................................45
15 Backplane Stackup, Microstrip ...................................................................................................45
17 Cable Specification.....................................................................................................................45
18 PCI/X Voltage Levels..................................................................................................................47
19 PCI-X Clocking Modes ...............................................................................................................48
20 Add-on Card Routing Parameters ..............................................................................................49
21 PCI-X Slot Guidelines.................................................................................................................50
22 Wiring Lengths for Single Slot ....................................................................................................52
®
with Single PCI-X Load...............................................................................................................53
®
Intel 31244 PCI-X to Serial ATA Controller Design ..................................................................54
25 Serial ATA Signal Definitions......................................................................................................55
26 Interface Timing and SI Requirements .......................................................................................61
27 Timing Requirement ...................................................................................................................62
28 Extended Voltage Mode Receiver ..............................................................................................63
29 Extended Mode Driver................................................................................................................64
30 Terminations: Pull-up/Pull-down.................................................................................................65
31 Logic Analyzer Pod 1..................................................................................................................69
32 Logic Analyzer Pod 2..................................................................................................................70
33 Logic Analyzer Pod 3..................................................................................................................71
35 Logic Analyzer Pod 5..................................................................................................................72
34 Logic Analyzer Pod 4..................................................................................................................72
36 Logic Analyzer Pod 6..................................................................................................................73
37 Thermal Resistance....................................................................................................................77
38 544-Lead H-PBGA Package Thermal Characteristics................................................................77
39 Design References.....................................................................................................................79
40 Intel Related Documentation ......................................................................................................79
41 Electronic Information.................................................................................................................80
6
Design Guide
®
Intel 31244 PCI-X to Serial ATA Controller
Contents
Revision History
Date
Revision #
Description
April 2004
003
Removed Section 5.4.5, “Spread Spectrum Clocking” on page 35.
Removed Section 9.1, “Power Delivery for the Intel® 31244 PCI-X to Serial ATA
Controller (TBD)” on page 59.
December 2002
002
In Section 2.1, added a new table titled “Serial ROM Interface Pin Descriptions”.
In Section 2.1, added note to Table 2, “Serial ATA Signal Pin Descriptions”,
indicating that LED2 and LED3 as dual purpose pins.
Replaced Figure 5, “PBGA Mapped by Pin Function” with a revised illustration.
Added content to Section 3.4.1.1, “Intel GD31244 PCI-X to Serial ATA Controller
Decoupling”, regarding the use of at least twelve 0.1 µF capacitors to decouple
the VCC 2.5 V signal.
Removed Section 3.4.1.2, “PCI-X Decoupling”.
In Table 30, “Terminations: Pullup/Pulldown”, revised row with signal name of
TRST# to include TDI#, TMS#, and TCK as 4.7K pull-ups.
In Appendix A, revised the Bill of Materials.
Initial release of this document.
October 2002
001
Design Guide
7
®
Intel 31244 PCI-X to Serial ATA Controller
Contents
This page intentionally left blank.
8
Design Guide
About This Document
1
1.1
Reference Documentation
For the latest revision and documentation number, contact your Intel representative.
Table 1.
Reference Documents
Document
Intel Document Number or Source
Intel® Artisea PCI-X to Serial ATA Controller Developer’s Manual
Intel® Artisea PCI-X to Serial ATA Controller Datasheet
Intel® Packaging Databook
273603
273595
240800
298179
Printed Circuit Board (PCB)Test Methodology User’s Guide,
Revision 1.6
Terminating Differential Signals on PCBs, by Steve Kaufer and
Kelee Crisafulli. Printed Circuit Design Magazine, March 1999
1.2
Terminology and Definitions
Table 2.
Terminology and Definition (Sheet 1 of 3)
Term
Definition
Stripline in a PCB is composed of the
conductor inserted in a dielectric with GND
planes to the top and bottom.
Stripline
NOTE: An easy way to distinguish stripline
from microstrip is that you need to
strip away layers of the board to view
the trace on stripline.
Microstrip in a PCB is composed of the
conductor on the top layer above the
dielectric with a ground plane below
Microstrip
Material used for the lamination process of manufacturing PCBs. It consists of a layer of
epoxy material that is placed between two cores. This layer melts into epoxy when heated
and forms around adjacent traces.
Prepreg
Core
Material used for the lamination process of manufacturing PCBs. This material is two sided
laminate with copper on each side. The core is an internal layer that is etched.
9
About This Document
Table 2.
Terminology and Definition (Sheet 2 of 3)
Term
Definition
Printed circuit board.
Layer 1: copper
Prepreg
Layer 2: GND
Example manufacturing process consists of
the following steps:
•
Consists of alternating layers of core and
prepreg stacked
Core
•
•
•
•
•
The finished PCB is heated and cured.
The via holes are drilled
PCB
Layer 3: VCC
Prepreg
Layer 4: copper
Plating covers holes and outer surfaces
Etching removes unwanted copper
Board is tinned, coated with solder mask
and silk screened
Example of a Four-Layer Stack
JEDEC
Provides standards for the semiconductor industry.
A network that transmits a coupled signal to another network is aggressor network.
Zo
Zo
Aggressor
Victim Network
Zo
Zo
Aggressor Network
A network that receives a coupled cross-talk signal from another network is a called the victim
network
Victim
The trace of a PCB that completes an electrical connection between two or more
components.
Network
Stub
CRB
HBA
Branch from a trunk terminating at the pad of an agent.
Customer Reference Board
Host Bus Adapter
These signals are the outbound high-speed differential signals that are connected to the
serial ATA cable.
TX + / TX -
RX + / RX -
These signals are the inbound high-speed differential signals that are connected to the serial
ATA cable.
TX
RX
This is a transmit port that contains the basic high-speed driver electronics.
This is a receiver port contains the basic high-speed receiver electronics.
Termination
calibration
This block is used to establish the impedance of the RX block in order to properly terminate
the high-speed serial cable.
This block is used to synchronize an internal clocking reference so that the input high-speed
data stream may be properly decoded.
PLL
This block stabilizes the internal voltages used in the other blocks so that reliable operation
may be achieved. This block may or may not be required for proper operation of the balance
of the circuitry. The need for this block is implementation specific.
Voltage
Regulator
TxData
Serially encoded 10b data attached to the high-speed serial differential line driver.
10
About This Document
Table 2.
Terminology and Definition (Sheet 3 of 3)
Term
Definition
RxData
10b encoding
Jitter
Serially encoded 10b data attached to the high-speed serial differential line receiver.
The 8B/10B encoding scheme transmits eight bits as a 10-bit code group. This encoding is
used with Gigabit Ethernet, Fibre Channel and InfiniBand*.
Jitter is a high-frequency, semi-random displacement of a signal from its ideal location.
Inter-symbol interference. Data-dependent deterministic jitter caused by the time differences
required for the signal to arrive at the receiver threshold when starting from different places in
bit sequences (symbols).
For example media attenuates the peak amplitude of the bit sequence [0,1,0,1...], more than
it attenuates the peak amplitude of the bit sequence [0,0,0,0,1,1,1,1...], thus the time required
to reach the receiver threshold with the [0,1,0,1...] sequence is less than required from the
[0,0,0,0,1,1,1,1...] sequence.
ISI
The run length of 4 produces a higher amplitude which takes more time to overcome when
changing bit values and therefore produces a time difference compared to the run length of
1-bit sequence. When different run lengths are mixed in the same transmission the different
bit sequences (symbols) therefore interfere with each other.
ISI is expected whenever any bit sequence has frequency components that are propagated
at different rates by the transmission media. This translates into high-high-frequency,
data-dependent, jitter.
A signal derived by taking the difference between two conductors. In this spec a differential signal
is comprised of a positive conductor and a negative conductor. The differential signal is the
voltage on the positive conductor minus the voltage on the negative conductor (i.e., TX+ – TX-).
Differential
Signal
11
About This Document
This page left intentionally blank.
12
Overview
Overview
2
This document provides layout information and guidelines for designing platform or add-in board
®
applications with the Intel 31244 PCI-X to serial ATA controller (GD31244). It is recommended
that this document be used as a guideline. Intel recommends employing best-known design
practices with board-level simulation, signal integrity testing and validation for a robust design.
Designers should note that this guide focuses upon specific design considerations for the GD31244
and is not intended to be an all-inclusive list of all good design practices. It is recommended that
this guide is used as a starting point and use empirical data to optimize your particular design.
Note: This pre-silicon analysis information is preliminary and subject to change. Sections marked with
TBD are to be updated in future revisions.
2.1
Features
The GD31244 is a state-of-the-art, PCI-X to Serial ATA Controller with four Serial ATA ports
running at 1.5 Gbits/s. The device is targeted at embedded applications such as PC motherboards,
as well as standalone PCI-X Host Bus Adapter (HBA) cards and RAID controllers.
The GD31244 is both a PCI-X Bus Master and Slave, which automatically switches modes as
required.
As a PCI-X Slave, the device supports:
• I/O Reads
• I/O Writes
• Configuration Read
• Configuration Write
• Memory Read Bus Cycles
As a PCI-X Bus Master, this device supports:
• Single Memory Reads
• Multiple Memory Reads
• Line Memory Reads
• Memory Writes
This device is compliant with a PCI-X bus operating at up to 64 bits at 133 MHz, resulting in burst
data rates of 1064 Mbytes/s. The GD31244 provides four Serial ATA ports running at 1.5 Gbits/s
transfer rate, which are compliant to the Serial ATA: High speed Serialized AT Attachment
Specification, Revision 1.0e. The GD31244 derives its Serial ATA clocks from an internal PLL,
with a reference clock of 37.5 MHz provided externally or from a crystal.
The GD31244 is fully compatible with parallel ATA operating system drivers and software. The
chip may be configured in compatibility mode, mapping the PCI-X configuration space to match
the x86 standard Primary and Secondary IDE ports. To support both on-board parallel IDE, plus the
four Serial ATA ports, the chip may be configured for native PCI-X mode, allowing Plug-and-Play
BIOS and operating systems to map the Serial ATA drives to non-conflicting task file and I/O
address space. For higher performance in systems where compatibility is not required, all four
channels may be configured as Direct Port Access (DPA).
13
Overview
Feature Highlights:
• Four SATA Channels at 1.5 Gbits/s
• Serial ATA: High speed Serialized AT Attachment Specification, Revision 1.0e Compliant
• 64-bit/133 MHz PCI-X Bus. Backwards compatible to 32-bit/33 MHz and 64-bit/66 MHz
• Compatible with existing Operating Systems
• Supports native PCI IDE
• Hot-Plug Drives
• Supports Master/Slave Mode for Compatibility with existing Operating Systems
• Supports SATA Direct Port Access (Master/Master Mode)
• Independent DMA Masters for each SATA Channel
• 3.3 V and 2.5 V Supply, 2 W maximum
®
Figure 1.
Intel 31244 PCI-X to Serial ATA Controller Block Diagram
LED0
LED1
P_AD(63:0)
LED2
P_CBE(7:0)
LED3
P_PAR
TX0P
TX0N
Serializer
Deserializer
Serializer
Serial ATA
Transport/Link
Layer
P_PAR64
P_FRAME#
P_TRDY#
P_IRDY#
P_STOP#
P_DEVSEL#
P_REQ#
PHY
I/F
00B
00B
00B
00B
RX0N
RX0P
PCI-X
64-bit
133 MHz
Interface
Dual
Port
FIFO
and
I/O
TX1P
TX1N
Serial ATA
Transport/Link
Layer
PHY
I/F
RX1N
RX1P
Deserializer
Serializer
Transport
Engine
P_REQ64#
P_ACK64#
P_GNT#
TX2P
TX2N
Serial ATA
Transport/Link
Layer
PHY
I/F
P_CLK
RX2N
RX2P
Deserializer
Serializer
P_RST#
P_PERR#
P_SERR#
P_INTA#
TX3P
TX3N
Serial ATA
Transport/Link
Layer
PHY
I/F
RX3N
RX3P
Deserializer
A9194-03
14
2.2
Applications
The GD31244 may be used to build a Serial ATA Host Bus Adapter which connects to the PCI-X
bus. Control for external activity LEDs, a 37.5 MHz Crystal, a voltage regulator and some external
resistors and capacitors are needed.
Figure 2.
Quad Serial ATA Host Bus Adapter
3.3V
2.5V
Regulator
VIO
VCC
P_AD[63:0]
P_CBE[7:0]
P_PAR
+
LED0
LED1
LED2
LED3
22µF,
TANT,
EIA-A,
6.3V
P_PAR64
P_FRAME#
P_TRDY#
P_IRDY#
P_STOP#
P_DEVSEL#
P_REQ#
.1µF,
0603,
x7R
CAP0
0.1 µF
CAP1
VA1
10 µH
20Ω
0603, 1%
P_REQ64#
P_ACK64#
P_GNT#
Intel®
31244
PCI-X
to
Serial
ATA
+
22µF,
TANT,
EIA-A,
6.3V
CAP2
CAP3
P_CLK
0.015 µF
P_IDSEL
P_RST#
2.5V
P_PERR#
P_SERR#
P_INTA#
.1µF,
0603,
x7R
Controller
VA0
V
CC5REF
+
0.01 µF
RX0P
RX0N
TX0P
TX0N
TDI
TD0
22µF,
TANT,
EIA-A,
6.3V
0.01 µF
0.01 µF
0.01 µF
Serial
ATA
TCK
Port 0
TMS
.1µF,
0603,
x7R
TRST#
0.01 µF
0.01 µF
0.01 µF
0.01 µF
0.01 µF
0.01 µF
0.01 µF
0.01 µF
RX1P
RX1N
TX1P
Oscillator
37.5 MHz
Serial
ATA
Port 1
10 µH
20Ω
0603, 1%
18 pF
CLKIN
TX1N
RX2P
+
22µF,
TANT,
EIA-A,
6.3V
CLKOUT
RBIAS
18 pF
Serial
ATA
Port 2
RX2N
TX2P
TX2N
1000 Ω, 1%
2.5V
.1µF,
0603,
x7R
0.01 µF
0.01 µF
0.01 µF
0.01 µF
RX3P
RX3N
TX3P
TX3N
Serial
ATA
Port 3
V18A
V18B
+
10 µF
0.1 µF
+
10 µF
0.1 µF
B0418-02
15
Overview
This page left intentionally blank.
16
Intel 31244 PCI-X to Serial ATA Controller Package
®
®
Intel 31244 PCI-X to Serial ATA
Controller Package
3
The GD31244 signals, are located on a 256-pin Plastic Ball Grid Array (PBGA) package to simplify
®
signal routing and system implementation. For detailed signal descriptions refer to the Intel
31244 PCI-X to Serial ATA Controller Datasheet. Contact your Intel sales representative to obtain
Figure 3.
Packaging Considerations
Die
Wirebond
Die Attach Epoxy
Polyimide Dielectic
Eutectic Solder Balls
A9196-02
17
®
Intel 31244 PCI-X to Serial ATA Controller Package
3.1
Signal Pin Descriptions
The signal pin descriptions for the GD31244 are provided as a reference. A complete list is also
®
available in the Intel 31244 PCI-X to Serial ATA Controller Datasheet.
Table 3.
Serial ATA Signals Pin Descriptions
Name
Description
TX0P, TX0N,
TX1P, TX1N,
TX2P, TX2N,
TX3P, TX3N
OUTPUT - Differential High-Speed Outputs: These are the differential serial outputs for
each channel. When disabled, these outputs are driven to their DC-Bias point.
RX0P, RX0N,
RX1P, RX1N,
RX2P, RX2N,
RX3P, RX3N
INPUT - Differential High-Speed Inputs: These are the differential serial inputs for each
channel.
CLKOUT
CLKIN
CLKO
OUTPUT - LVTTL: This is connected to one side of the 37.5 MHz crystal.
INPUT - LVTTL: This is the reference clock input for the clock multiplier unit at 37.5 MHz. It
may be connected to either an external clock source or one side of a crystal.
Buffered output of the 37.5 MHz clock.
INPUT - ANALOG: This pin is pull-down to ground with a 1000 Ω, 1% resistor in order to set
the internal termination resistors to 1000 Ω.
RBIAS
Analog: An external 0.1 µF (+/- 10%) capacitor is connected between these pins to set the
CAP0, CAP1
LED0, LED1,
Clock Multiplier PLL loop filter response.
OUTPUT - LVTTL: These are the Activity LED outputs for channel 0, channel1, channel 2
†
18
Intel 31244 PCI-X to Serial ATA Controller Package
®
Table 4.
PCI-X Bus Pin Descriptions (Sheet 1 of 2)
Name
Description
Analog: An external 0.015 µF (+/- 10%) capacitor is connected between these pins to set
the PCI PLL loop filter response.
CAP2, CAP3
BIDIRECTIONAL - LVTTL: Indicates that the device has positively decoded its address as
the target of the current access and the target is willing to transfer data using the full 64-bit
data bus.
P_ACK64#
P_AD[63:0]
BIDIRECTIONAL - LVTTL PCI Address and Data: The address and data lines are
multiplexed on these pins. A bus transaction consists of an address phase followed by one
or more data phases. P_AD[63:56] contains the most significant byte and P_AD[7:0] contain
the least significant byte.
BIDIRECTIONAL - LVTTL: Command and Byte Enable. The bus command and byte enable
signals are multiplexed on these pins. During the address phase, the P_CBE# lines define
the bus command. During the data phase, the P_CBE# lines are used as Byte Enables. The
Byte Enables are valid for the entire data phase and determine which byte lanes carry
meaningful data.
P_C/BE[7:0]#
P_CLK
All PCI bus signals are referenced to this clock.
BIDIRECTIONAL - LVTTL with Pull-Up Resistor: Device Select. This signal is asserted by
the target once it has detected its address. As a bus master, the P_DEVSEL# is an input
signal to the Intel® 31244 PCI-X to serial ATA controller indicating whether any device on the
bus has been selected. As a bus slave, the GD31244 asserts P_DEVSEL# to indicate that it
has decoded its address as the target of the current transaction.
P_DEVSEL#
BIDIRECTIONAL - LVTTL with Pull-Up Resistor: Cycle Frame. This signal is driven by the
current master to indicate the beginning and duration of a transaction. P_FRAME# is
asserted to indicate the start of a transaction and de-asserted during the final data phase.
P_FRAME#
P_GNT#
INPUT - LVTTL. Grant: This signal is asserted by the bus arbiter and indicates to the
GD31244 that access to the bus has been granted. This is a point-to-point signal and every
master has its own GNT#.
INPUT - LVTTL. Initialization Device Select: This signal is used as a chip select during
PCI-X configuration read and write transactions. This signal is provided by the host in PCI-X
systems.
P_IDSEL
P_INTA#
OUTPUT - Open Drain Interrupt A: This signal is used to request an interrupt by the
GD31244. This is an active low, level triggered interrupt signal.
BIDIRECTIONAL - LVTTL with Pull-Up Resistor: Initiator Ready. This signal indicates the
bus master ability to complete the current data phase and is used in conjunction with the
target ready (P_TRDY#) signal. A data phase is completed on any clock cycle where both
P_IRDY# and P_TRDY# are asserted LOW.
P_IRDY#
P_PAR
BIDIRECTIONAL - LVTTL: Parity. Parity is even across P_AD[31:0] and P_CBE[3:0]# lines.
It is stable and valid one clock after the address phase. For data phases, P_PAR is stable
and valid one clock after either P_IRDY# is asserted on a write or P_TRDY# is asserted on
a read.Once P_PAR is valid, it remains valid until one clock after the completion of the
current data phase. The master drives P_PAR for address and write data phases; and the
target, for read data phases.
BIDIRECTIONAL - LVTTL: Parity for 64-bit Accesses. Parity is even across P_AD[63:0] and
P_CBE[7:0]# lines. It is stable and valid one clock after the address phase. For data phases,
P_PAR64 is stable and valid one clock after either P_IRDY# is asserted on a write or
P_TRDY# is asserted on a read.Once P_PAR64 is valid, it remains valid until one clock after
the completion of the current data phase. The master drives P_PAR64 for address and write
data phases; and the target, for read data phases.
P_PAR64
BIDIRECTIONAL - LVTTL with Pull-Up Resistor: Parity Error. This signal is used to report
data parity errors during all PCI-X transactions except a Special Cycle. This signal is
asserted two clock cycles after the error was detected by the device receiving data. The
minimum duration of P_PERR# is one clock for each data phase where an error is detected.
A device cannot report a parity error until it has claimed the access by asserting
P_DEVSEL# and completed a data phase.
P_PERR#
P_REQ#
OUTPUT - LVTTL. Request: This signal indicates to the bus arbiter that the GD31244
desires use of the bus. This is a point-to-point signal and every bus master has its own
P_REQ#.
19
®
Intel 31244 PCI-X to Serial ATA Controller Package
Table 4.
PCI-X Bus Pin Descriptions (Sheet 2 of 2)
Name
Description
BIDIRECTIONAL - LVTTL: Indicates the attempt of a 64-bit transaction on the PCI bus.
When the target is 64-bit capable, the target acknowledges the attempt with the assertion of
P_ACK64#.
P_REQ64#
P_RST#
INPUT - LVTTL Reset: This signal is used to place PCI-X registers, sequencers, and
signals into a consistent state. When P_RST# is asserted, all PCI-X output signals are
tri-stated.
OUTPUT - Open Drain with Pull-Up Resistor: System Error. This signal is used to report
address parity errors. When an error is detected, P_SERR# is driven LOW for a single
PCI-X clock.
P_SERR#
BIDIRECTIONAL - LVTTL with Pull-Up Resistor: Stop. This signal is driven by the target
to indicate to the initiator that it wishes to stop the current transaction. As a bus slave,
P_STOP# is driven by the GD31244 to inform the bus master to stop the current transaction.
As a bus master, P_STOP# is received by the GD31244 to stop the current transaction.
P_STOP#
P_TRDY#
BIDIRECTIONAL - LVTTL with Pull-Up Resistor: Target Ready. This signal indicates the
selected device’s ability to complete the current data phase and is used in conjunction with
P_IRDY#. A data phase is completed on any clock cycle where both P_IRDY# and
P_TRDY# are asserted LOW.
TEST0
TOUT
INPUT - LVTTL: Test input. Set LOW for normal operation.
OUTPUT - Test pin. Do not use.
Table 5.
Configuration Pin Descriptions
Name
Type
Description
Pin number A2. This pin controls the state of the “64 bit device” status
bit 16, in the PCI-X Status Register. When pulled down, reports a 0, a
32-bit bus. When pulled up, reports 1, a 64-bit device.
32BITPCI#
INPUT
INPUT - LVTTL: When HIGH or open, selects Master/Slave Mode for
software compatibility. When LOW, selects Master-Master mode for
high performance.
DPA_MODE#
SSCEN
INPUT
INPUT
Tie this pin to GND.
Table 6.
JTAG Pin Descriptions
Name
Description
TEST DATA OUTPUT: is the serial output pin for the JTAG feature. TDO is driven on the
falling edge of TCK during the SHIFT-IR and SHIFT-DR states of the Test Access Port. At
other times, TDO floats. The behavior of TDO is independent of P_RST#.
TDO
TDI
TEST DATA INPUT: is the serial input pin for the JTAG feature. TDI is sampled on the rising
edge of TCK, during the SHIFT-IR and SHIFT-DR states of the Test Access Port. This signal
has a weak internal pull-up to ensure proper operation when this signal is unconnected.
TEST CLOCK: is an input which provides the clocking function for the IEEE 1149.1
Boundary Scan Testing (JTAG). State information and data are clocked into the component
on the rising edge and data is clocked out of the component on the falling edge.
TCK
TEST MODE SELECT: is an input sampled at the rising edge of TCK to select the operation
of the test logic for IEEE 1149.1 Boundary Scan testing. This signal has a weak internal
pull-up to ensure proper operation when this signal is unconnected.
TMS
TRST#
TEST RESET: an input that asynchronously resets the Test Access Port (TAP) controller
function of IEEE 1149.1 Boundary Scan Testing (JTAG). This signal has a weak internal
pull-up.
20
Intel 31244 PCI-X to Serial ATA Controller Package
®
Table 7.
Serial ROM Interface Pin Descriptions
Name
Description
INPUT - LVTTL with Pull Up: Connects to the serial data output (SDO) of the Serial ROM.
Customers are recommended to add pads for both a pull-up and a pull-down resistor for
possible use in the future.
SDI
OUTPUT - LVTTL: Connects to the serial data input (SDI) of the Serial ROM. This is also
the activity LED output for Channel 3 when all four LEDs are activated (active LOW).
SDO (LED3)
SCLK (LED2)
SCS#
OUTPUT - LVTTL: Connects to the clock input (SCLK) of the serial ROM. This is also the
activity LED output for Channel 2 when all four LEDs are activated (active LOW).
OUTPUT - LVTTL with Pull Up: Connects to the chip select input (SCS#) of the Serial
ROM.
Table 8.
Power Supply Pin Descriptions
Name
Description
OUTPUT: This is the regulated 1.8 V supply generated internally. Bypass with 0.1 and 10 µF
capacitors.
V18A, V18B
V18A and V18B are each outputs of internal voltage regulators. They need to be separately
bypassed to ground with 0.1 and 10 µF capacitors separately, they must not be connected
together.
Voltage Clamp I/O: In 5 V tolerant systems, this is connected to a 5 V supply. In 3.3 V
powered systems this is connected to 3.3 V. In PCI add-in cards, this is normally connected
to I/O Power (10 A, 16 A, 19 B, 59 A and 59 B). The user must ensure that the value of
VCC5REF
V
CC5REF is high enough to ensure compliance to the VIH(MAX) specification on every input to
the GD31244 not just PCI inputs. For example, when the Serial ROM device is 5 V I/O this
pin must be 5 V regardless of the PCI bus.
2.5 V Analog Power Supply: Separate filtering is recommended. VA0 supplies the PCI
PLL. VA1 supplies the CMU.
VA0, VA1
VSS
VCC
VIO
Ground.
2.5 V Digital Logic Power Supply.
3.3 V PCI I/O Power Supply.
VCC0, VCC1
,
2.5 V High-Speed I/O Power Supply for each channel.
VCC2, VCC3
3.1.1
VA0, VA1 (VCCPLL) Pin Requirements
To reduce clock skew, the VA0 and VA1 balls for the Phase Lock Loop (PLL) circuit are each
isolated on the package. The lowpass filter, as shown in Figure 2, reduces noise induced clock jitter
and its effects on timing relationships in system designs. The 22 µF bulk capacitors must be low
ESR solid tantalum and the 0.1 µF ceramic capacitor must be of the type X7R. The node
connecting VA0 and VA1, must be as short as possible.
21
®
Intel 31244 PCI-X to Serial ATA Controller Package
3.2
Package/Marking Information
Figure 4.
Package Information: 256-pin PBGA
16
14
12 10
13 11
8
6
4
2
15
9
7
5
3
1
Pin A1
Indicator
A
B
C
D
E
F
G
H
J
17mm
K
L
M
N
P
R
T
1.0 mm, Typ
17mm
3x 0.50 R
BOTTOM VIEW
TOP VIEW
2.06 ± 0.3
SIDE VIEW
Pin A1 Identifier
Intel® 31244 XX
#### AAAA
Part Number
Date Code
Package Suffix
Lot Tracking Code
A9626-02
22
3.3
Ball Map By Function
Figure 5 shows the 544 BGA pins mapped by pin function. This diagram is helpful in placing
components around the GD31244 for the layout of a PCB. To simplify routing and minimize the
number of cross traces, keep this layout in mind when placing components on your board. Name
signals, by design, are located on the PBGA package to simplify signal routing and system
implementation.
Figure 5.
PBGA Mapped By Pin Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32BIT
PCI#
A
B
C
D
E
F
VSS
LED3
TX0N
RX0P
TX1N
RX1P
CAP0
CAP1
TX2N
RX2P
TX3N
RX3P
CLKIN CLKOUT
VSS
A
B
C
D
E
F
VCCREF VSS
VSS
VSS
TXOP
VCC0
VSS
RX0N
VSS
TX1P
VCC1
RX1N
VSS
VSS
VSS
VCC
VA1
VCC2
VCC
TX2P
VSS
RX2N
VCC3
TX3P
VSS
RX3N
VCC
VSS
VSS
VSS
VSS
TDO
VCCREF
P_AD32
LED2
VSS
SCS#
P_
PAR64
P_RST# P_INTA#
LED0
VIO
MS_DA SSCEN
VSS
TRST#
TDI
TCK
TMS
P_AD33
VSS
P_REQ# P_AD31 P_GNT# CLKO
SDI
LED1
TOUT TEST0
RBIAS
P_AD36 P_AD35
P_AD39 P_AD38
VI0
P_AD34
P_AD28
P_AD25
VIO
P_AD29 P_AD30
P_AD26 P_AD27
VIO
VIO
VIO
VIO
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VIO
VIO
VIO
VIO
VSS
P_AD37
VSS
P_AD43 P_AD42 P_AD41 P_AD40
G
H
J
G
H
J
P_AD23 P_IDSEL P_CBE3 P_AD24
P_AD19 P_AD20 P_AD21 P_AD22
P_AD46 P_AD45
P_AD49 P_AD48
VIO
P_AD44
P_AD47
VSS
K
L
P_AD18
V18A
VSS
VIO
VCC
VCC
VIO
VIO
VIO
VSS
VSS
VIO
VSS
VSS
VIO
VSS
VSS
VIO
VSS
VSS
VIO
VSS
VSS
VIO
VSS
VSS
VIO
VIO
VIO
VIO
VCC
VCC
P_AD51 P_AD50
K
L
P_
IRDY#
P_AD17
P_AD53 P_AD52
VSS
VIO
V18B
P_
TRDY#
P_
DEVSEL#
P_
FRAME#
P_AD16
P_AD54
VSS
VCCREF
M
N
P
R
T
M
N
P
R
T
P_
SERR#
VSS
P_
P_CBE2 VCCREF P_AD12 P_AD8 VCCREF
VSS
P_CLK
VA0
P_AD4 VCCREF P_AD1 P_AD0 VCCREF P_AD57 P_AD56 P_AD55
P_
P_
VSS
P_AD13 P_AD11 P_CBE0
VSS
VSS
VSS
P_CBE7 P_CBE4
VSS
P_AD59 P_AD58
PERR# STOP#
REQ64#
P_PAR
VSS
P_AD15
VIO
P_AD10
VIO
P_AD6
VSS
P_AD3
VIO
P_CBE6
VIO
P_AD63
VSS
P_AD60
P_
ACK64#
VSS
P_CBE1 P_AD14
VSS
P_AD9 P_AD7 P_AD5
CAP3
CAP2
P_AD2
P_CBE5
VSS
P_AD62 P_AD61
14 15
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
16
VIO 3.3V
VSS
VCC is 2.5V
PCI-X Interface Pins
SERDES section
JTAG Section
B0419-02
23
®
Intel 31244 PCI-X to Serial ATA Controller Package
This page left intentionally blank.
24
Routing Guidelines
Routing Guidelines
4
This chapter provides routing guidelines for layout and design of a printed circuit board using the
GD31244. The high-speed clocking required when designing with the GD31244 requires special
attention to signal integrity. In fact, it is highly recommended that the board design be simulated to
determine optimum layout for signal integrity. The information in this chapter provides guidelines
to aid the designer with board layout. Several factors influence the signal integrity of a GD31244
design. These factors include:
• power distribution
• decoupling
• minimizing crosstalk
• layout considerations when routing the SATA bus
4.1
General Routing Guidelines
This section details general routing guidelines for connecting the GD31244. The order in which
signals are routed varies from designer to designer. Some designers prefer to route all clock signals
first, while others prefer to route all high-speed bus signals first. Either order may be used,
provided the guidelines listed here are followed.
Route the GD31244 address/data and control signals using a daisy chain topology. This topology
techniques to achieve a stubless trace. When it is not possible to apply one of these two techniques
due to congestion, a very short stub is allowed - do not exceed 250 mils.
Note: A rule of the thumb for stub trace length is to make sure that the stub length is less than or equal to
the one-quarter of the signal transition.
Example:
• Nominal trace velocity To = 190 ps/in
• Typical signal slew rate = 2 V/ns
• Low-to-High Voltage differential (0.3 V to 0.5 V ) =0.66 V
CC
CC
• Rise Time T =.66 V *(1 ns/2 V) = 330 ps
R
• Equivalent Distance = 330 ps/To = 1.74 in
• Stub length less than 1/4 of the length =0.44 in
Figure 6.
Examples of Stubless and Short Stub Traces
Stubless
Short Stub
<250 Mils
A7690-01
25
Routing Guidelines
4.2
Crosstalk
Crosstalk is caused by capacitive and inductive coupling between signals. Crosstalk is composed of
both backward and forward crosstalk components. Backward crosstalk creates an induced signal on
victim network that propagates in the opposite direction of the aggressor signal. Forward crosstalk
creates a signal that propagates in the same direction as the aggressor signal.
Circuit board analysis software is used to analyze your board layout for crosstalk problems.
*
Examples of 2D analysis tools include Parasitic Parameters from ANSOFT and XFS from Quad
*
Design . Crosstalk problems occur when circuit etch lines run in parallel. When board analysis
software is not available, the layout maintains minimum spacing between parallel circuit signals
lines.
• A general guideline to use is, that space distance between adjacent signals be a least 3.3 times
the distance from signal trace to the nearest return plane. The coupled noise between adjacent
traces decreases by the square of the distance between the adjacent traces.
• It is also recommended to specify the height of the above reference plane when laying out
traces and provide this parameter to the PCB manufacturer. By moving traces closer to the
nearest reference plane, the coupled noise decreases by the square of the distance to the
reference plane.
Figure 7.
Crosstalk Effects on Trace Distance and Height
Reduce Crosstalk:
P
- Maximize P
H
aggressor
victim
Reference Plane
- Minimize H
A9259-01
• Avoid slots in the ground plane. Slots increases mutual inductance thus increasing crosstalk.
• Make sure that ground plane surrounding connector pin fields are not completely cleared out.
When this area is completely cleared out, around the connector pins, all the return current must
flow together around the pin field increasing crosstalk. The preferred method of laying out a
Figure 8.
PCB Ground Layout Around Connectors
Connector
Connector Pins
GND PCB Layer
A. Incorrect method
B. Correct method
A9260-01
26
Routing Guidelines
4.3
EMI Considerations
It is highly recommended that good EMI design practices be followed when designing with the
®
Intel 31244 PCI-X to serial ATA controller.
• To minimize EMI on your PCB a useful technique is to not extend the power planes to the
edge of the board.
• Another technique is to surround the perimeter of your PCB layers with a GND trace. This
helps to shield the PCB with grounds minimizing radiation.
The below link may provide some useful general EMI guidelines considerations:
27
Routing Guidelines
4.4
Power Distribution and Decoupling
Have ample decoupling to ground, for the power planes, to minimize the effects of the switching
currents. Three types of decoupling are: the bulk, the high-frequency ceramic, and the inter-plane
capacitors.
• Bulk capacitance consist of electrolytic or tantalum capacitors. These capacitors supply large
reservoirs of charge, but they are useful only at lower frequencies due to lead inductance
effects. The bulk capacitors may be located anywhere on the board.
• For fast switching currents, high-frequency low-inductance capacitors are most effective.
Place these capacitors as close to the device being decoupled as possible. This minimizes the
parasitic resistance and inductance associated with board traces and vias.
• Use an inter-plane capacitor between power and ground planes to reduce the effective plane
impedance at high frequencies. The general guideline for placing capacitors is to place
high-frequency ceramic capacitors as close as possible to the module.
4.4.1
Decoupling
Inadequate high-frequency decoupling results in intermittent and unreliable behavior. A general
guideline recommends that you use the largest easily available capacitor in the lowest inductance
package.
®
4.4.1.1
Intel 31244 PCI-X to Serial ATA Controller Decoupling
It is recommended that to decouple the VCC 2.5 V, use at least twelve 0.1 µF capacitors in as close
proximity to the GD31244 VCC pins as possible. When feasible, locate these capacitors on the
back of the board, close to the GD31244 VCC ball.
28
4.5
Trace Impedance
All signal layers require controlled impedance of 50 Ω +/- 15%, microstrip or stripline where
appropriate, unless otherwise specified. Selecting the appropriate board stack-up to minimize
impedance variations is very important. When calculating flight times, it is important to consider
the minimum and maximum trace impedance based on the switching neighboring traces. Use wider
spaces between traces, since this may minimize trace-to-trace coupling, and reduce cross talk.
All recommendations described in this document assume a T 5 mil 50 Ω signal trace, unless
wid
otherwise specified. When a different stack up is used the trace widths must be adjusted
appropriately. When wider traces are used, the trace spacing must be adjusted accordingly
(linearly).
It is highly recommended that a 2D Field Solver be used to design the high-speed traces. The
following Impedance Calculator URLs provide approximations for the trace impedance of various
topologies. They may be used to generate the starting point for a full 2D Field solver.
The following website link provides a useful basic guideline for calculating trace parameters:
Note: Using stripline transmission lines may give better results than microstrip. This is due to the
difficulty of precisely controlling the dielectric constant of the solder mask, and the difficulty in
limiting the plated thickness of microstrip conductors, which may substantially increase cross-talk.
4.5.1
Differential Impedance
The Serial ATA standard defines a 100 ohms differential impedance. This section provides some
basic background information on the differential impedance calculations. In the cross section of
Figure 9 shows the cross section of two traces of a differential pair.
Figure 9.
Cross Section of Differential Trace
Ground reference plane
To calculate the coupled impedance requires a 2x2 matrix. The diagonal values in the matrix
represent the impedance of the traces to ground and the off-diagonal values provide a measure of
how tightly the traces are coupled. The differential impedance is the value of the line-to-line
resistor terminator that optimally terminates pure differential signals. The two by two matrix is
shown below as:
Example 1. Two-by-two Differential Impedance Matrix
Z11 Z12
Zo =
Z21 Z22
29
Routing Guidelines
For a symmetric trace Z11 = Z22, the differential impedance may be calculated from this equation:
Z
= 2(Z11-Z12)
differential
For two traces to be symmetric, they must have the same width, thickness and height above the ground
1
plane. With the traces terminated with the appropriate differential, impedance ringing is minimized.
1. “Terminating Differential Signals on PCBs”, Steve Kaufer and Kelee Crisafulli, Printed Circuit Design, March 1999
30
Intel 31244 PCI-X to Serial ATA Controller Interface Ports
®
®
Intel 31244 PCI-X to Serial ATA
Controller Interface Ports
5
5.1
Serial ROM Interface
In add-in card applications, firmware may be downloaded to the system from a Serial EEPROM or
Serial Flash ROM, through the Serial ROM Interface. This industry standard, 4-pin interface,
allows any size of device, up to 128 Kbytes, to be connected to the Intel® GD31244 PCI-X to serial
ATA controller. This SPI interface was designed for compatibility with an ST Microelectronics*
M25P10-A or Atmel* AT25F1024 device. Two of the pins are dual purpose to support four LED
port activity indicators. This four pin interface is defined as follows:
1. SDI INPUT: Connects to the serial data output (SO) of the Serial EEPROM. Data is shifted
out of the EEPROM on the falling edge of SCLK. Customers are recommended to add pads
for both a pull-up and a pull-down resistor for possible use in the future.
2. SDO OUTPUT: Connects to the serial data input (SI) of the Serial EEPROM. Data is latched
into the Serial EEPROM on the rising edge of SCLK. This is also the activity LED output for
Channel 3 when all four LEDs are activated (active LOW).
3. SCLK OUTPUT: Connects to the clock input (SCK) of the Serial EEPROM. This is also the
activity LED output for Channel 2 when all four LEDs are activated (active LOW).
4. SCS# OUTPUT: Connects to the chip select input (CS#) of the Serial EEPROM.
5.2
JTAG Interface
An IEEE 1149.1 compatible JTAG interface and boundary scan functionality is provided to assist
on-board testing of the device. A BSDL test file is provided by Intel.
31
®
Intel 31244 PCI-X to Serial ATA Controller Interface Ports
5.3
PCI-X Interface
The 64-bit, 133 MHz PCI-X interface is fully compliant with the PCI Local Bus Specification,
Revision 2.2 and the PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a. The
PCI-X bus supports up to 1064 Mbytes/s transfer rate of burst data. The GD31244 is backwards
compatible with 32-bit/33 MHz, 32-bit/66 MHz and 64-bit/66 MHz operation. The PCI logic
supports Plug-n-Play operation, which allows hardware and firmware to resolve all setup conflicts
for the user. The GD31244 supports both slave and master data transfers. The devices responds to
the following bus cycles as a slave:
• I/O Reads
• I/O Writes
• Configuration Read
• Configuration Write
• Memory Read Bus Cycles
As a master, the GD31244 responds to:
• Single Memory Reads
• Multiple Memory Reads
• Line Memory Reads
• Memory Writes
During system initialization, the Configuration Manager of the host system reads the configuration
space of each PCI-X device. After hardware reset, the GD31244 only responds to PCI-X
Configuration cycles in anticipation of being initialized by the Configuration Manager. Each
PCI-X device is addressable individually by the use of unique IDSEL# signals which, when
asserted, indicate that a configuration read or write is occurring to this device. The Configuration
Manager reads the setup registers of each device on the PCI-X bus and then, based on this
information, assigns system resources to each supported function through Type 0 configuration
reads and writes. Type 1 configuration cycles are ignored. This scheme allows the GD31244 and its
external ROM to be relocated in the memory and I/O space. Interrupts, DMA Channels and other
system resources may be reallocated appropriately.
32
Intel 31244 PCI-X to Serial ATA Controller Interface Ports
®
5.4
Serial ATA Interface
Four 1.5 Gbits/s Serial ATA ports are located on the GD31244, to support point-to-point
connectivity to disk drives, CDROMs, DVD ROMs or any other Serial ATA target device. Each
port is compliant with the “Serial ATA: High speed Serialized AT Attachment Specification,
Revision 1.0e. High-speed differential duplex serial lines send 8B/10B encoded data to and from
the GD31244 and the target at a maximum raw data rate of 1.2 Gbits/s (150 Mbytes/s). Copies of
the targets Task File Registers are maintained on the GD31244 and transferred as needed to the
target. The Serial ATA protocol is software compatible with all existing operating systems that
support ATA devices, however, performance and reliability are improved since all data is CRC
checked.
5.4.1
Direct Port Access (DPA)
The SATA Direct Port Access architecture allows for independent control of the SATA devices.
Unlike ATA master/slave configuration where only one drive may operate at a time, DPA allows
multiple drivers to be accessed concurrently. In addition, each port supports its own DMA channel
allowing each port to transfer data independently (between a device and memory).
The DPA mode does change the register layout from PCI IDE. Therefore, legacy device drivers do
not support this mode. DPA requires the registers (including the Command Block, Control Block,
DMA, and SATA superset) for each drive is available at all times. Instead of using I/O space, these
registers are mapped to a single 4 KB block. Each port has 512 KB; the remaining 2048 KB are for
the common port registers. The 4 KB block is mapped using one PCI BAR register.
5.4.2
Extended Voltage Mode
The SATA voltages were designed primarily for a cable connection to the hard drives. In certain
applications, such as NAS/SAN enclosures, the hard disk drives (HDD) are connected to a
backplane, not a cable (typically in desktop systems). Due to the frequency of the SATA interface,
the backplane creates a significant attenuation of the SATA signals. In an effort to simplify system
designs, the GD31244 offers an extended voltage range to help alleviate this issue. This extended
voltage range allows standard SATA HDD to be used with SATA backplanes.
The firmware may be place into the External Voltage Mode by setting bit 14 in PHY Configuration
Register Address 140H to 1. This forces the firmware to operate with this extended voltage range.
Table 9.
Normal Voltage Mode
Parameter
Description
Minimum
Maximum
Units
VOUT
VIN
TXx output differential peak-to-peak voltage swing
RXx input differential peak-to-peak voltage swing
400
325
600
600
mVp-p
mVp-p
Table 10.
Extended Voltage Mode
Parameter
Description
Minimum
Maximum
Units
VOUT
VIN
TXx output differential peak-to-peak voltage swing
RXx input differential peak-to-peak voltage swing
800
175
2000
2000
mVp-p
mVp-p
33
®
Intel 31244 PCI-X to Serial ATA Controller Interface Ports
5.4.3
LED Interface
Serial ATA interfaces on disk drives do not include the traditional ATA output, which drives an
LED to indicate that the drive is active. The GD31244 compensates for this missing function by
adding four LED outputs, which sink 10 mA. In Master/Slave compatibility mode, LED0 goes
LOW to turn on an Activity LED, anytime there is activity on either Channel 0 or Channel 1.
Likewise, LED1 goes LOW to turn on an Activity LED, anytime there is activity on either
Channel 2 or Channel 3. These two outputs may be wire-ORed together to use one LED for all four
ports. During EEPROM transfers, the LED function on SCLK and SDO is suspended. A buffer
may be required when the LEDs are located off-board and an EEPROM is used.
When GD31244 is configured in Direct Port Access mode (DPA_MODE# is LOW), then each port
is assigned its own LED as follows:
• Port 0 on LED0
• Port 1 on LED1
• Port 2 on LED2
• Port 3 on LED3
During EEPROM transfers, the LED function on SCLK and SDO is suspended. A buffer may be
common configurations of using the serial EEPROM in conjunction with the LEDs.
Figure 10.
LED and Serial EEPROM Configurations
3.3V
3.3V
3.3V
Serial EEPROM
Serial EEPROM
LED
LED
SI
SI
SDO
SDI
SCS#
SCLK
SDO
SDI
SCS#
SCLK
SDO
SDI
SCS#
SCLK
3.3V
3.3V
SO
SO
CS#
SCK
CS#
SCK
470W
*
470W
470W
LED
LED
LED0
LED1
3.3V
3.3V
LED
LED
LED
LED0
LED1
LED0
LED1
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
LED
LED
LED
A. Server Application:
4 LEDs
B. Typical HBA:
2 LEDs
C. Typical HBA:
4 LEDs
Master/Slave or DPA Mode
EEPROM for Boot code
DPA Mode
No EEPROM
Master/Slave Mode
EEPROM for Boot code
* Optional Buffers for off-board LEDs
34
5.4.4
Reference Clock Generation
A 37.5 MHz reference clock with a +/- 100 ppm accuracy is required for proper operation of the
GD31244. This is generated from an external oscillator connected directly to the XI input.
Optionally, a 37.5 MHz crystal may be connected between the XI and XO pins with a 20 pF
capacitor from XI to ground and another from XO to ground. The following are the crystal
characteristics:
• Frequency: 37.5 MHz +/- 100 ppm
• Mode: Fundamental
• Type: Parallel resonant
• ESR: 30 Ohms maximum
• Load Capacitance: 20 pF
• Shunt Capacitance: 7 pF
• Drive Level: 500 mW maximum
• Recommended Vendor/Part Number: Fox Electronics, Part number: 278-37.5-8 (This is an
HC-49SD surface mountable package.)
Place the crystal near the GD31244 and isolated from noisy circuits as much as possible.
35
®
Intel 31244 PCI-X to Serial ATA Controller Interface Ports
This page left intentionally blank.
36
Printed Circuit Board (PCB) Methodology
Printed Circuit Board (PCB)
Methodology
6
This section provides a recommended guidelines for PCB stackup. A considerable part of the SI
analysis, is to identify and recommend the backplane stackup recommendations. This guideline
section is separated into two recommendations:
The specified impedance range for SATA is differential 100 + 15% ohms for all components of the
SATA path:
• backplane
• cables
• motherboard
• connectors
The assumption is that GD31244 is implemented with normal 60 ohm guidelines, with the primary
application being standard desktop PC.
37
Printed Circuit Board (PCB) Methodology
®
6.1
Intel 31244 PCI-X to Serial ATA Controller
Normal Mode (standard SATA driver)
This section provides recommendations for the GD31244 running in the standard SATA mode.
This trace terminates with a connector. The SATA cable connects to the SATA motherboard cable
with the other end connecting to connector on the hard drive. The traces from the SATA hard drive
connector connect to the SATA interface IC on the hard drive.
®
Figure 11.
Intel 31244 PCI-X to Serial ATA Controller Connection Scheme - Normal Mode
MB
Cable
HD
Intel®
31244
SATA IC
Conn.
Conn.
Traces
Traces
B0423-02
Table 11.
Normal Voltage Mode
Parameter
Routing Guideline
Single Ended Trace Impedance
Reference Plane
Microstrip stackup
ground
Impedance
100 ohms differential impedance
Trace Thickness
1.4 mil
5 mil
Trace Width
Intra Pair Trace Spacing
7 mil
Pair to Pair
20 mil minimum
Trace Spacing
Trace Length
Trace Length Matching
Cable Length
2” to 5”
100 mils
1 meter
Hard drive PCB Length from connector to SATA
interface IC.
1”
Minimize number of vias (none preferred). Each
channel in the pair has an equal number of vias.
Vias
38
Printed Circuit Board (PCB) Methodology
6.1.1
Intel® 31244 PCI-X to Serial ATA Controller HBA Stackup
reference board. The first layer, Layer 0 is a signal layer, the second layer, Layer 1 is ground, the
third layer, Layer 2 is 2.5 V plane with some traces, the fourth layer, Layer 3 is the 3.3 V plane
with some traces, the fifth layer, Layer 4 is ground and the sixth layer Layer 5 may be used for
additional signals.
®
Figure 12.
Intel 31244 PCI-X to Serial ATA Controller HBA Stackup
Signal
Prepeg
Layer 0
Layer 1
Layer 2
Vss-GNC
Signal, V
Signal
2.5,
Thick Prepreg
, Signal
V
Layer 3
Layer 4
Layer 5
3.3
Vss -GND
Prepeg
Signal
6.2
Extended Voltage Mode
This section details the recommendation for backplane applications with GD31244. The driver
This Extended Voltage Mode was implemented because the as is, the SATA spec driver parameters
are insufficient to drive a backplane interconnect. The ‘min’ driver has been modified, and this
analysis assumes that the min driver meets this criteria:
Note: All changes have been made to GD31244 only. The SATA hard disk drive has been assumed to
conform to the spec.
New ‘min’ corner driver specifications:
• 50 0mV peak-to-peak amplitude vs. 400 mV of spec
• Total jitter must be < 0.35 UI vs. 0.45 UI of spec (@DRV pin)
• Edge rate must be >= 0.3 UI vs. 0.41 UI of spec
• Everything not listed is same as SATA spec
• Attenuation scheme is used only for GD31244 write differential pairs TX lines not on RX
lines.
The ‘min’ receiver has been modified, and this solution space is assuming the GD31244 receiver
meets this criteria:
New ‘min’ corner receiver specifications:
• 220 mV peak-to-peak amplitude vs. 325 mV of specification
39
Printed Circuit Board (PCB) Methodology
• Jitter tolerance (TJ) must be >= 0.7 UI vs 0.62 UI of spec (@RCV pin)
• Slowest edge rate assumed
• Used only for GD31244 reads
• Read eye was guardbanded by 10 mV to allow for crosstalk
6.2.1
Backplane Topologies
This analysis looks at two backplane interconnection topologies. These two backplane topologies
are divided into the two categories for the read RX lines and write TX lines. These are shown in the
motherboard connecting through a ribbon cable to a backplane for write topologies with resistor
provided 50 ohm impedance.
backplane connector to the motherboard connecting to the GD31244 RX differential pins. In
backplane connector through a ribbon cable to a motherboard connecting to the GD31244 RX
differential pins. Note that reads do not have the extra resistor termination.
This section provides an example target system topology for designing a GD31244-based Serial
ATA system. The target system implementation is based on one or more GD31244 chips mounted
on the mother board and a backplane supporting 4 to 16 hot-plug SATA drives.
In the proposed example topology covered in this section the backplane is configured mechanically
for either 3.5” x 1.0” or 2.5”x 0.75” form factor drives.
Figure 13.
Write Backplane Topology
a. Write Backplane Topology
MB
MB
BP
BP
SD
SD
R1
R1
R1
R1
Package
Model
Intel®
31224
R2
HDD
b. Write Backplane with Cable Topology
MB
BP
SD
R1
R1
R1
R1
Package
Model
R2
HDD
31224
Cable
MB
BP
SD
B0604-01
40
Printed Circuit Board (PCB) Methodology
6.2.2
Motherboard Stackup for Backplane Designs
The motherboard is supporting components in addition to GD31244, so an assumption is, desktop
PC requirements are dominate to assure the processor and memory subsystem may be implemented
with normal 60 ohm guidelines.
Table 12.
Motherboard Stackup, Microstrip
Variable
Nominal (mil)
Tolerance
Min (mil)
Max (mil)
Mask Thickness
Mask Er
0.8
3.6
+/- 0.2
0.6
3.6
3.7
3.6
1.2
1.0
3.5
56.0
1.0
3.6
4.3
4.7
1.6
1.8
6.5
68.0
Trace Height
Preg Er
4.0
+/- 0.3
+/- 0.55
+/- 0.2
+/- 0.4
+/- 1.5
+/- 6.0
4.15
1.4
Plane Thickness
Trace Thickness
Trace Width
Total Thickness
1.4
5 mil
62.0
Table 13.
Motherboard Microstrip Parameters
Parameter
Routing Guideline
Notes
Motherboard Layout
Single Ended Trace Impedance
Differential Trace Impedance
Reference Plane
Microstrip
55 +/- 12%
100 ohms +/- 15%
ground
1.4 mil
Trace Thickness
Trace Width
5 mil
Intra Pair Trace Spacing
Pair-to-Pair Trace Spacing
Trace Length
15 mil
intra-pair to pair center-to-center
pair to pair center-to-center
55 mil
2” to 6”
10 mil
Trace Length Matching
Intra-pair matching
Minimize number of vias (none preferred). Each
channel in the pair has an equal number of vias.
Vias
0
When possible, it is recommended that the designer use stripline for the following reasons:
• Reduced skin effect relative to microstrip
• Reduced forward cross talk
• Reduced jitter through differential stackup and isolated power delivery
42
Printed Circuit Board (PCB) Methodology
6.2.3
Backplane Stripline Stackup
Figure 16 provides an example stackup that may be used to implement the backplane design. The
of the PCB. The differential stripline traces are etched from the power and ground planes. Note that
this information is preliminary.
Table 14.
Backplane Stripline Stackup
Parameter
Routing Guideline
Notes
Single Ended Trace Impedance
Differential impedance
Reference Plane
60 +/- 14% ohms
100 +/- 15%
ground
Trace Thickness
1.4 mil
Trace Width
Intra Pair Trace Spacing
Pair to Pair
11.5 mil
29.7 mil
intra-pair center-to-center (broadside coupled)
pair-to-pair, center-to-center for two adjacent
differential pairs
60 mil
Trace Spacing
Trace Length
2” to 14”
10 mils
Trace Length Matching
intra-pair matching
Required only for the write topology shown in
R1
R2
15 +/- 5% ohms
150 +/- 5% ohms
Required only for the write topology shown in
Figure 16.
Stripline Stackup
1.4 mil
Er = 4.66
49.5 mil
+
+
+
Er = 4.66
29.7 mil
11.5 mil
1.4 mil
–
–
–
17 mil
Er = 4.66
1.4 mil
B0425-01
44
Printed Circuit Board (PCB) Methodology
Table 15.
Backplane Stackup, Microstrip
Variable
Nominal (mil)
Tolerance
Min (mil)
Max (mil)
Mask Thickness
Mask Er
0.8
3.6
+/- 0.2
0.6
3.6
1.1
3.6
1.2
1.0
10
1.0
3.6
1.7
4.7
1.6
1.8
13
Trace Height
Preg Er
1.4
+/-0.3
+/-0.55
+/-0.2
+/-0.4
+/-1.5
+/-7.0
4.66
1.4
Plane Thickness
Trace Thickness
Trace Width
Total Thickness
1.4
11.5
70.0
63.0
77.0
Table 16.
Backplane Stackup, Offset Stripline
Variable
Nominal (mil)
Tolerance
Min (mil)
Max (mil)
Mask Thickness
Mask Er
0.8
+/- 0.2
0.6
3.6
1.0
3.6
3.6
1
Trace Height
Preg Er
+/-0.3
+/-0.55
+/-0.2
+/-0.4
+/-1.5
+/-7.0
4.15
2.2
3.6
1.2
1.8
4.7
1.6
2.6
Plane Thickness
Trace Thickness
Trace Width
Total Thickness
1.4
11.5
70.0
63.0
77.0
6.2.4
Cable Interconnect With Backplane
Figure 14 provides the topology which uses a cable as an interconnect between the motherboard
and backplane.
Table 17.
Cable Specification
Parameter
Routing Guideline
Notes
Characteristic Z - Cable
Trace Length
100 ohms +/- 15%
1”-6”
Trace Matching
150 mils
45
Printed Circuit Board (PCB) Methodology
This page left intentionally blank.
46
PCI-X Layout Guidelines
PCI-X Layout Guidelines
7
®
This section provides guidelines for designing with the Intel 31244 PCI-X to serial ATA
controller PCI/PCI-X (PCI/X) bus interface in your application. This chapter is divided as follows:
• PCI/X voltage levels
• clocking modes
• general layout guidelines
• layout guidelines for the different slot configurations using PCI-X
7.1
PCI Voltage Levels
®
The Intel 31244 PCI-X to serial ATA controller does not support a 5 V PCI signaling interface, it
supports 3.3 V only. Supporting a 5 V PCI interface requires additional I/O level translation
website.
Table 18.
PCI/X Voltage Levels
Symbol
Parameter
Minimum
Maximum
Units
VIL3
VIH3
VIL4
Input Low Voltage (PCI-X)
Input High Voltage (PCI-X/PCI)
Input Low Voltage (PCI)
-0.5
0.35 VCC33
Voltage
Voltage
Voltage
Voltage
Voltage
0.5 VCC33 VCC33 + 0.5 V
-0.5
0.3 VCC33
VOL3
VOH3
Output Low Voltage (PCI-X)
Output HIGH Voltage (PCI-X)
0.1 VCC33
0.9 VCC33
47
PCI-X Layout Guidelines
7.2
PCI/X Clocking Modes
®
The Intel 31244 PCI-X to serial ATA controller clocking modes for PCI-X and PCI bus are shown
®
P_IRDY#, P_TRDY#, P_STOP#, and P_DEVSEL# to determine the operating frequency for
PCI-X mode. When P_FRAME# is deasserted and P_IRDY# is deasserted (i.e., the bus is idle)
and one or more of P_DEVSEL#, P_STOP#, and P_TRDY# are asserted at the rising edge of
PCI mode. With conventional PCI mode, a low on M66EN determines the PCI bus is at 66 MHz.
Table 19.
PCI-X Clocking Modes
Mode/CLK
PCI/XCAP
M66EN
P_DEVSEL#
P_STOP#
P_TRDY#
PCI 33 MHz
PCI 66 MHz
GND
GND
Deasserted
Asserted
Deasserted
Deasserted
Deasserted
Deasserted
Deasserted
Deasserted
10 KΩ 0.01 µF
PCI-X 66 MHz
PCI-X 100 MHz
PCI-X 133 MHz
N/A
N/A
N/A
Deasserted
Deasserted
Deasserted
Deasserted
Asserted
Asserted
Asserted
Deasserted
Asserted
cap to GND
0.01 µF cap to
GND
0.01 µF cap to
GND
48
PCI-X Layout Guidelines
7.3
PCI General Layout Guidelines
For acceptable signal integrity with bus speeds up to 133 MHz it is important to PCB design layout
have controlled impedance.
• Signal traces have an unloaded impedance of 60 +/- 10% Ω.
• Signal trace velocity is roughly 150 – 190 ps/inch
The below list provides general guidelines used when routing your PCI bus signals:
• Avoid routing signals > 8”.
• All clock nets must be on the top layer.
• All 32-bit interface signals from the PCI edge fingers must be no longer than 1.5” and no
shorter than 0.75”.
• All 64-bit extension signal from the PCI edge fingers must be no longer than 2.75” and no
shorter than 1.75”.
• CLK from the PCI edge finger must be 2.5” +/- 0.1”.
• P_RST# from the PCI edge finger must be no longer than 3.0” and no shorter than 0.75”.
• The following signals have no length restrictions: INTA#, INTB#, INTC#, INTD#, TCK,
TDI, TDO, TMS and TRST#
Table 20.
Add-on Card Routing Parameters
PCI-X
Parameter
Minimum
Maximum
CLK
2.4
2.6
1.5
P_AD[0 – 31]
P_AD[32 – 63]
P_RST#
0.75
1.75
0.75
2.75
3.0
Do not use more than one via for the primary PCI bus signals.
49
PCI-X Layout Guidelines
7.4
PCI-X Layout Guidelines For Slot Configurations
The PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a recommends the
following guidelines for the number of loads for your PCI-X designs. Any deviation from these
maximum values requires close attention to layout with regard to loading and trace lengths.
Table 21.
PCI-X Slot Guidelines
Frequency
Maximum Loads
Maximum Number of Slots
66 MHz
100 MHz
133 MHz
8
4
2
4
2
1
The following PCI-X design layout considerations were compiled from the white paper Design,
Modeling and Simulation Methodology for High Frequency PCI-X Subsystems available on the
http://www.pcisig.com website.
The following results were compiled from the simulation of system models that included system
board and add-in cards for different slot configurations and bus speeds. This simulation addressed
the signal integrity issues including:
• reflective noise
• cross-talk noise
• overshoot/undershoot voltage
• ring-back voltage
• settling time
• inter-symbol interference
• input reference voltage offset
• ground bounce effects
All these results met the required PCI-X timing characteristics and were within appropriate noise
margins.
7.4.1
Protection Circuitry for Add-in Cards
Add-in cards designed for 3.3 V may still need to provide protection circuitry on the interrupt lines
to prevent damaging the GD31244. This is important in the case where the GD31244-based add-in
card (biased to 3.3 V), may potentially plug into a motherboard that has its interrupt lines (INTA#)
tied to 5 V. To prevent potential damage, it is recommended that Schottky diodes be added to
protect the GD31244 input buffer. The anode is connected to the INTA# pin and the cathode is
connected to 3.3 V. Schottky diodes are used because of the 0.3 V forward bias voltage.
50
7.4.2
PCI Clock Layout Guidelines
The PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a, allows a maximum of
0.5 ns clock skew timing for each of the PCI-X frequencies: 66 MHz, 100 MHz and 133 MHz. A
typical PCI-X application may require separate clock point-to-point connections, distributed to
each PCI device. Using a low skew clock buffer helps to meet the maximum clock skew
requirements. The clock buffer also provides clock fanout to multiple PCI-X devices. The
recommended clock buffer layouts are specified as follows:
• Match each of the PCI clock buffers lengths to within 0.1” to help keep the timing within the
0.5 ns maximum budget.
• Use a skew-limited clock buffer with a tight output-to-output skew specification.
• Keep the distance between the clock lines and other signals at least 25 mils from each other.
• Keep the distance between the clock line and itself at a minimum of 25 mils apart (for
serpentine clock layout).
51
PCI-X Layout Guidelines
7.4.3
Connecting Intel® 31244 PCI-X to Serial ATA Controller
to Single-Slot
Figure 17 shows one of the chipset PCI AD lines connected through W1 and W12 line segments, to
a single-slot connector through W13 line segment, to the GD31244. This AD line is also used as an
IDSEL line from line segment W14 to a 2K resistor through W15 to the PCI connector. The other
end of the PCI connector IDSEL line connects through W16 to GD31244 IDSEL line input buffer.
Table 22 shows the wiring lengths for a single slot design. This design layout wiring lengths should
support PCI-X speeds. However, prelayout simulation is recommended.
.
Figure 17.
Single-Slot Topology
W1
W11
W12
2K
W13
W16
12
2
13
18
14
19
1
10
11
Slot 1
W14
W15
Host
17
15
16
A9126-01
• Stublengths are represented by W#s
Table 22.
Wiring Lengths for Single Slot
Lower AD Bus
Segment
Upper AD Bus
Units
Minimum Length Maximum Length Minimum Length Maximum Length
W1
2.0
0.1
8
2
7
inches
inches
inches
inches
inches
inches
W12
W13
W14
W15
W16
0.5
0.1
0.5
0.75
0.1
1.5
1.75
N/A
N/A
N/A
2.75
N/A
N/A
N/A
Note
0.6
Note
1.125
1.125
Note: W14, W15 and W16 represent the IDSEL line. W14 and W15 <= 0.8”.
52
PCI-X Layout Guidelines
7.4.4
Embedded Intel® 31244 PCI-X to Serial ATA Controller
Single PCI-X Load
Figure 18 shows GD31244 as the PCI-X agent in a standalone embedded application (with no
PCI-X slot). This figure shows one of the chipset PCI AD lines connected through W1 to the Intel
®
31244 PCI-X to Serial ATA Controller. This AD line is also used as an IDSEL line from line
the corresponding wiring rules. These recommended wire lengths should support all PCI-X
frequencies. However, prelayout simulation is recommended.
®
Figure 18.
Embedded Intel 31244 PCI-X to Serial ATA Controller
Design with Single PCI-X Load
W1
PCI
Agent
IDSEL
I/O Buffer
W3
W2
B0477-01
®
Table 23.
Wiring Lengths for Embedded Intel 31244 PCI-X to Serial ATA Controller
with Single PCI-X Load
Lower AD Bus
Upper AD Bus
Segment
Units
Minimum Length Maximum Length Minimum Length Maximum Length
W1
W2
W3
2.85
0.1
10
0.2
3.85
N/A
N/A
10.25
N/A
inches
inches
inches
1.125
1.725
N/A
53
PCI-X Layout Guidelines
7.4.5
Embedded Intel® 31244 PCI-X to Serial ATA Controller
Design With Multiple PCI-X Loads
Figure 19 shows GD31244 as the PCI-X agent 1 in a standalone embedded application (with no
PCI-X slot) with other PCI-X devices shown as agent 2 and agent 3. This figure shows one of the
®
chipset PCI AD lines connected through W1 to the Intel 31244 PCI-X to Serial ATA Controller.
This AD line is also used as an IDSEL line from line segment W2 to a 2K resistor through W3 to
recommended wire lengths should support PCI-X frequencies of up to 100 MHz. However,
prelayout simulation is recommended.
Figure 19.
Embedded PCI-X Design With Multiple Loads
W1
PCI
Agent 1
IDSEL
I/O Buffer
W3
W2
W4
W5
PCI Agent 2
PCI Agent 3
B0478-01
Table 24.
Wire Lengths For Multiple PCI-X Load Embedded
Intel 31244 PCI-X to Serial ATA Controller Design
®
Lower AD Bus
Segment
Upper AD Bus
Units
Minimum Length Maximum Length Minimum Length Maximum Length
W1
W2
W3
W4
W5
2.25
0.1
9
0.2
3.25
N/A
N/A
N/A
N/A
10.25
N/A
inches
inches
inches
inches
inches
1.625
1.65
1.65
1.725
3.2
N/A
N/A
3.2
N/A
54
Cables and Connectors
8
8.1
Cabling
A Serial ATA device is connected to a host through a direct connection or through a cable. For
direct connection, the device plug connector, shown as (a) and (b) in Figure 21, is inserted directly
into a host receptacle connector, illustrated as (g) in Figure 22. The device plug connector and the
host receptacle connector incorporate features that enable the direct connection to be hot pluggable
and blind mateable.
Table 25.
Serial ATA Signal Definitions
Signals
Definition
Number of pins
G
Ground
1
2
2
2
2
2
2
A+/A-
Serial ATA port A differential signals
Serial ATA port B differential signals
Host Transmitter differential signals
Host Receiver differential signals
Device Transmitter Differential Signals
Device Receiver Differential Signals
B+/B-:
HT+/HT-
HR+/HR-
DT+/DT-
DR+/DR-
Figure 20.
Serial ATA Direct Connect
G
G
A+
A-
G
A+
A-
G
HT+
HT-
DR+
DR-
HR-
DT-
B-
B+
G
B-
B+
G
HR+
DT+
Direct Connect
Host Chip, PCB
and connector
Device Chip, PCB
and connector
B0426-01
55
Cables and Connectors
with the signal cable receptacle connector on one end of the cable, illustrated as (c) in Figure 21.
on one end and may be directly connected to the host power supply on the other end, or may
include a power cable receptacle on the other end that mates with the device power plug connector,
The power cable receptacle connector on one end of the power cable mates with the device power
Figure 21.
Serial ATA Connectors Cable to Host Connections
56
Figure 22.
Serial ATA Host Connectors
The signal cable receptacle connector on the other end of the cable is inserted into a host signal
a common outer sheath.
Besides the signal cable, there is also a separate power cable for the cabled connection.
on one end and may be directly connected to the host power supply on the other end, or may
include a power cable receptacle on the other end.
The power cable receptacle connector on one end of the power cable mates with the device power
plug connector, shown as (b) in Figure 21. The other end of the power cable is attached to the host.
57
Cables and Connectors
8.1.1
Serial ATA Cable
The Serial ATA cable consists of four conductors in two differential pairs. When necessary, the
cable may also include drain wires, to be terminated to the ground pins in the Serial ATA cable
receptacle connectors. The cable size may be 30 to 26 AWG. The cable maximum length is one
meter.
Figure 23.
Serial ATA Cable Signal Connections
Key
Key
G
1
2
3
4
5
6
7
1
2
3
4
5
6
7
G
A+
A-
G
A+
A-
G
HT+
HT-
DR+
DR-
HR-
DT-
B-
B+
G
B-
B+
G
HR+
DT+
Host
Plug
Cable
Receptacle
Cable Device
Plug
Receptacle
Host Chip, PCB
and connector
Cable and
connectors
Device Chip, PCB
and connector
B0427-01
58
Voltage Power Delivery
Voltage Power Delivery
9
®
There are two different voltages needed on the Intel 31244 PCI-X to serial ATA controller. These
are V of +2.5 V ±5% and V of +3.3 V ±10%. Power sequencing is not required on the
CC
IO
GD31244.
®
9.1
Intel 31244 PCI-X to Serial ATA Controller Core
Supply Voltage: Providing 2.5 V in 3.3 V System
In most system board designs, the 3.3 V system power supply is routed to board components
through a dedicated board layer. With the requirements for 2.5 V supplies for the GD31244, it is
not necessary to add completely new power supply layers to the circuit board to facilitate this. It is
possible to create supply “islands” underneath GD31244 in the existing power supply plane.
Other important considerations are:
• Τhe ‘island’ must be large enough to include the required power supply decoupling
capacitance, and the necessary connection to the voltage source.
• Τo minimize signal degradation, the gap between the supply island and the voltage plane kept
to a minimum: typical gap size is about 0.02 inches.
• Minimize the number of traces routed across the power plane gap, since each crossing
introduces signal degradation due to the impedance discontinuity that occurs at the gap. For
traces that must cross the gap, route them on the side of the board next to the ground plane to
reduce or eliminate the signal degradation caused by crossing the gap. When this is not
possible, then route the trace to cross the gap at a right angle (90 degrees).
• Use liberal decoupling capacitance between the voltage plane and the supply islands.
Decoupling the island reduces impedance discontinuity.
59
Voltage Power Delivery
This page left intentionally blank.
60
Test Methodology
10
details the values from the SATA Specification, revision 1.0, 29 August 200, starting on page 76.
Table 26.
Interface Timing and SI Requirements
Symbol
Parameter
Min
Max
Units
T,UI
trise
tfall
Operating data period
666.43
0.2
670.12
0.41
ps
UI
UI
20% to 80% at transmitter
80% to 20% at transmitter
0.2
0.41
Max sinusoidal amplitude of common mode signal
measured at receiver connector
Vcm,ac
100
10
mV
ns
Maximum time for common-mode transients to settle to
within 10% of DC value during transitions to and from the
idle bus condition.
Tsettle,CM
+/- 250 mV differential nominal. Measured at Serial ATA
connector on transmit side
Vdiff,tx
Vdiff,rx
400
325
600
600
mV p-p
mV p-p
+/- 200 mV differential nominal. Measured at Serial ATA
connector on receive side
Tx differential output impedance as seen by a differential
TDR with 100 ps (max) edge looking into connector
(20%-80%)
TxZout
85
85
115
Ohm
Rx differential input impedance as seen by a differential
TDR with 100 ps (max) edge looking into connector
(20%-80%)
RxZin
115
20
Ohms
ps
TxSkew
TX differential skew
61
Test Methodology
and jitter.
Figure 24.
Serial ATA Eye Diagram
+Vmax
V2
+Vmin
Illegal
Region
-Vmin
-Vmax
T1 T2 T3
T4
T5
T6 T7 T8
B0606-01
Several of oscilloscopes provide eye pattern masking options to allow the user to set up a mask for
serial data streams such as Serial ATA. Automating this measurement through oscilloscope eye
mask setup takes a the qualitative guess work out of eye pattern analysis.
Table 27.
Timing Requirement
Name
Definition
Notes
Tjitter
t3 -t1
t3 - t1 = t8 - t6
t2 - t1 = t3 - t2
t7 - t6 = t8 - t7
T
t7 - t2
Vdiff
V2 - V1
62
10.1
Extended Voltage Mode
the modified receiver and driver. These eye diagrams needed to be modified from the original
SATA specification to allow for the higher voltage parameters required for a backplane design.
Note: The material in this section is preliminary.
10.1.1
Extended Voltage Mode Receiver Model
For GD31244 reads, the GD31244 receiver must be more sensitive than the SATA specification.
parameters are measured at the GD31244 RX pins.
Figure 25.
Extended Mode Receiver Example
Specifying a New RCV Eye for Intel® 31244 Reads
0.2
0.15
0.1
0.05
0
0
100
200
300
400
500
600
-0.05
-0.1
SATA_spec
new_ART_RCV
-0.15
-0.2
Time (ps)
B0428-01
Table 28.
Extended Voltage Mode Receiver
Parameter
Value
Vdiff,rx
+/- 110 mV differential nominal. Measured at GD31244 RX pins on receive side.
Tjitter
0 - 7 UI maximum
0.3 UI - 0.41 UI
600-650 mV
500 mV
Trise/fall (20-80%)
Vmax @ backplane
Vmin @ backplane
63
Test Methodology
10.1.2
Extended Voltage Mode Driver Model
SATA driver mode superimposed. The extended voltage mode eye diagram for the driver is also
Figure 26.
Extended Mode Driver Example
0.3
0.2
0.1
0
0
100
200
300
400
500
600
-0.1
-0.2
-0.3
old_ideal_S
new_ideal_S
Time (ps)
B0429-01
Table 29.
Extended Mode Driver
Parameter
Value
Vdiff,tx
T,slew
+/- 250 mV differential nominal measured at GD31244 TX pins
0.3 UI -0.41 UI
0 - 0.35 UI max
0.3 UI -0.41 UI
800 mV
Tjitter
Trise/fall (20-80%)
Vmin @ GD31244 pin
Vmax @ GD31244 pin
1200 mV
resulted in a 50 mV over the specification of 600 mV maximum. It is important to test this
overdrive condition and make sure that the actual overdrive condition does not damage the SATA
disks.
64
Terminations: Pull-down/Pull-ups 11
®
This chapter provides the requirements for pull-down and pull-up terminations for the Intel 31244
PCI-X to serial ATA controller.
The PCI-X interface pull-down/pull-up recommendation depends on the application. Table 30
details the termination of these signals when the following factors are true:
1. Embedded or motherboard application (non PCI/X plug-in card) with the GD31244 PCI-X
interface as the primary interface.
2. Plug-in card with a PCI/X bridge as the interface into the slot. The GD31244 PCI-X interface is
on a non-primary (i.e., secondary side) of the bridge.
When the application is a PCI/X plug-in card into a standard PC-style motherboard, the PCI Local
Bus Specification, Revision 2.2, requires that the termination of these signals be placed on the
motherboard.
The GD31244 uses 10 K pull-ups. The range of values is dependent on the number of loads in the
user application. It may be determined from the formula for the pull-ups as stated in the PCI Local
Bus Specification, Revision 2.2, as follows:
• Rmin = [Vcc(max) - Vol’]/[Iol+(16 x Iol)] where 16 is the maximum number of loads
• Rmax = [Vcc(min) - Vx]/[num_loads x Imin] where Vx = 0.7 V for 3.3 V signaling:
CC
Table 30.
Terminations: Pull-up/Pull-down (Sheet 1 of 2)
Signal Name
Pull-up or Pull-down
Comments
Connect this pin to 10 µF capacitor and 0.1 µF cap in
parallel. The opposite end of the caps are connected to
GND.
comments
V18A
Connect this pin to 10 µF capacitor and 0.1 µF cap in
parallel. The opposite end of the caps are connected to
GND.
comments
V18B
comments
VA0
VA1
Use low inductance capacitors
Use low inductance capacitors
comments
comments
This pin is connected to a 0.1 µF cap with the other end
connected to the CAP1 pin.
CAP0
CAP1
CAP2
CAP3
comments
This pin is connected to a 0.1 µF cap with the other end
connected to the CAP0 pin.
comments
This pin is connected to a 0.015 µF cap with the other end
connected to the CAP3 pin.
comments
This pin is connected to a 0.015 µF cap with the other end
connected to the CAP2 pin.
In 5 V tolerant systems, this should be connected to a 5 V
supply. In 3.3V powered systems this should be
connected to 3.3 V. In PCI add-in cards, this would
normally be connected to I/O Power (10 A, 16 A, 19 B, 59
A and 59 B).
VCC5REF
Refer to comments
comments
RBIAS
Connect pin to a 1% 1000 ohm resistor to GND.
65
Terminations: Pull-down/Pull-ups
Table 30.
Terminations: Pull-up/Pull-down (Sheet 2 of 2)
Signal Name
Pull-up or Pull-down
Comments
TEST0
TOUT
Connect to GND
NC
Controls status bit 16, in the PCI-X Status Register. When
pulled down, reports a 0, for a 32-bit bus. When pulled up,
reports 1, a 64-bit device.
32BITPCI#
1K pull-up for 64 bit
GND to enable DPA
Mode
DPA_MODE#
SSCEN
1K pull-up to enable legacy mode.
Connect to GND
TX0P, TX0N, TX1P,
TX1N,TX2P,TX2N
series 0.01uF capacitor
RX0P, RX0N, RX1P,
RX1N,RX2P,RX2N
TRST#, TDI#, TMS#,
TCK
4.7K pull-up
P_SERR#
P_TRDY#
P_LOCK#
P_PERR#
P_DEVSEL#
P_FRAME#
P_STOP#
P_IRDY#
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
10 K pull-up2
P_INTA#
P_INTB#
P_INTC#
P_INTD#
P_AD[63:32]
P_C/BE[7:4]#
P_PAR64
P_REQ64#
P_ACK64#
NOTES:
1. Pull-up only when PCI bus is to operate at 66 MHz and not already pulled up by system board. This signal
is grounded for 33 MHz operation. It is advisable to connect M66EN to a 0.01 µF capacitor located with-in
0.25 inches of the M66EN pin on a add-in connector.
2. Pull-up only when not already pulled up on PCI bus. An add-in card may rely on the motherboard to pull-up
these values.
3. PCI/XCAP - The maximum trace length between the resistor (when installed), capacitor, and the connector
contact is 0.25 inches. The maximum trace length between the resistor (when installed), capacitor, and
ground is 0.1 inches. A PCI-X card is not permitted to connect PCI/XCAP to anything else including supply
voltages and device input and output pins.
66
Intel IQ31244 PCI-X to Serial ATA Controller Evaluation Platform Board
®
®
Intel IQ31244 PCI-X to Serial ATA
Controller Evaluation Platform Board 12
®
The Intel IQ31244 PCI-X to Serial ATA Controller Evaluation Platform Board (IQ31244) is an
®
Intel 80321 I/O processor-based design using a PCI-X bridge, four Intel SATA controllers, and
®
Intel 82546EB Dual-Port Gigabit Ethernet Controller.
The main application for this customer reference board is external storage. The primary function of
this system is to translate between a disk or network interconnect and SATA. It will also be used to
demonstrate iSCSI and basic NAS functionality.
Figure 27 shows the block diagram of this customer reference board.
®
Figure 27.
Intel IQ31244 PCI-X to Serial ATA Controller Evaluation Platform Board
Block Diagram
SATA
Connectors
SATA
Connectors
SATA
Connectors
SATA
Connectors
Intel®
31244
Controller
Intel®
31244
Controller
Intel®
31244
Controller
Intel®
31244
Controller
Bus
Arbiter
Logic
PCI-X
Bridge
Secondary PCI-X
Network
Port
Intel®
82546
Primary PCI-X
Network
Port
H
JTAG Port
H
SSP*
JTAG
®
Intel
80321
DDR
Memory
(DIMM)
DDR
I/O
Processor
2
I C
Compact Flash Connector
Buzzer
PBI
HEX
Disp
Rotary
Switch
RJ-11
UART
Flash
B0607-01
67
®
Intel IQ31244 PCI-X to Serial ATA Controller Evaluation Platform Board
12.1
Features
®
®
™
• Intel 80321 I/O processor based on Intel XScale microarchitecture
• 256 Mbytes DDR SDRAM in DIMM module16 Mbytes Flash ROM
• Primary PCI-X bus at 100 MHz including discreet arbitration logic (in CPLD)
• Dual 10/100/1000 BaseT Gigabit Ethernet Ports (82546)
• 64-bit/ 100 MHz PCI-X Expansion slot
®
• PCI-X to PCI-X Bridge to secondary bus (Intel FW31154 PCI 133 MHz Bridge)
• Four Quad SATA Controllers (GD31244 device)
• UART Port
• Hex Display (two digits)
• Rotary Switch
• Buzzer
• Compact Flash Port
• JTAG Debugger Port
• Red Boot Firmware
• Diagnostic Firmware
• ATX Form Factor
• ATX Power Supply connector
Appendix A, list the preliminary Bill of Materials for the IQ31244.
68
Debug Connectors and Logic Analyzer Connectivity
Debug Connectors and Logic Analyzer
Connectivity
13
13.1
Probing PCI-X Signals
To ease the probing and debug of the PCI-X signals it is recommended to passively probe the
*
PCI-X bus signals with a logic analyzer. This may be accomplished by placing six AMP
Mictor-38 connectors on the board or probing the bus with an interposer card such as the
FuturePlus Systems FS2007 that works with an Agilent Technologies Logic Analyzer.
*
*
For ease of debugging the pin out of the AMP Mictor-38 connectors, the recommended pin-out
*
matches the FuturePlus Systems configuration setup, which allow ease of viewing the PCI signals
*
on an Agilent Technologies Logic Analyzer. Refer to the following test equipment that is used for
this analysis:
• Two AMP 2-767004-2 surface mount connectors mounted on the target board and routed to
the PCI-X Local bus.
• Two Agilent E5346A or E5351A High-Density Adapter Cables from FuturePlus Systems or
Agilent Technologies.
• Four logic analyzer PODS.
• FS1104 Software from FuturePlus.
The equivalent for other analyzers may be substituted. A FuturePlus Systems configuration file
Table 31.
Logic Analyzer Pod 1 (Sheet 1 of 2)
Mictor-38 #1 Pin Number Odd Pod Logic Analyzer Channel Number
PCI-X Name
6
CLKC/16
CLK
C/BE4
C/BE5
C/BE6
C/BE7
ACK64
REQ64
UNUSED
PME
8
15
14
13
12
11
10
9
10
12
14
16
18
20
22
24
26
28
30
32
8
7
C/BEO
M66EN
C/BE1
SERR
PAR
6
5
4
3
69
Debug Connectors and Logic Analyzer Connectivity
Table 31.
Table 32.
Logic Analyzer Pod 1 (Sheet 2 of 2)
Mictor-38 #1 Pin Number Odd Pod Logic Analyzer Channel Number
PCI-X Name
34
36
38
2
1
0
PERR
LOCK
STOP
Logic Analyzer Pod 2
Mictor-38 #1 Pin Number Odd Pod Logic Analyzer Channel Number
PCI-X Signal Name
5
CLK/16
FRAME
DEVSEL
TRDY
7
15
14
13
12
11
10
9
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
C/BE2
C/BE3
IDSEL
REQ
GNT
8
INTD
7
INTC
6
INTB
5
INTA
4
UNUSED
UNUSED
UNUSED
UNUSED
UNUSED
3
2
1
0
70
Debug Connectors and Logic Analyzer Connectivity
Table 34.
Logic Analyzer Pod 4
Mictor-38 #2 Pin Number Odd Pod Logic Analyzer Channel Number
PCI-X Signal Name
5
CLK/16
UNUSED
AD31
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
7
15
14
13
12
11
10
9
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
8
7
6
5
4
3
2
1
0
Table 35.
Logic Analyzer Pod 5
Mictor-38 #3 Pin Number Odd Pod Logic Analyzer Channel Number
PCI-X Signal Name
6
CLK/16
PAR64
AD47
AD46
AD45
AD44
AD43
AD42
AD41
AD40
AD39
AD38
AD37
AD36
AD35
AD34
AD33
AD32
8
15
14
13
12
11
10
9
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
8
7
6
5
4
3
2
1
0
72
Table 36.
Logic Analyzer Pod 6
Mictor-38 Pin Number Even Pod Logic Analyzer Channel Number
PCI-X Signal Name
5
CLK/16
Unused
AD63
AD62
AD60
AD59
AD58
AD57
AD56
AD55
AD54
AD53
AD52
AD51
AD50
AD49
AD48
AD48
7
15
14
13
12
11
10
9
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
8
7
6
5
4
3
2
1
0
The recommended placement of the mictor connectors is at either end of the bus segment. The
mictors are placed at the end of, as short a stub as possible, daisy chained off either end of the bus.
When there is not enough room to place the mictors 0.5 inches from the target, then an alternate
method may be used. That is, to place the logic analyzer termination circuitry on the target and then
extend the etch from the end of the termination circuitry over to the mictor connectors. The
connection from the mictors to the logic analyzer must then be done with the E5351A. The
E5346A contains the logic analyzer termination circuitry, the E5351A does not.
73
Debug Connectors and Logic Analyzer Connectivity
This page left intentionally blank.
74
Design for Manufacturing
This page left intentionally blank.
76
Thermal Solutions
Thermal Solutions
15
GD31244 is packaged in a 17 mm, 256-pin Plastic Ball Grid Array (PBGA) in an industry-standard
footprint. The package includes a four layer substrate with power and ground planes. The
construction of the package is shown below. The device is specified for operation when T (case
C
o
o
temperature) is within the range of 0 C to 90 C, depending on the operating conditions. Refer to
Figure 3 for a details on the package.
Table 37.
Thermal Resistance
Symbol
Description
Value
Units
Still air ambient temperature to meet maximum case temperature
specifications: [TA = TC - (PDMAX-θca)]
TA
70
oC
Thermal resistance from case to ambient in still air including
conduction through the leads
θca
20
oC/Watt
Table 38.
544-Lead H-PBGA Package Thermal Characteristics
Thermal Resistance - oC/Watt
Airflow - ft/min. (M./sec.)
Parameter
0
100
12.5
200
400
600
θca
20
11.2
10.2
9.2
Thermal Resistance from case to Ambient
15.1
Thermal Recommendations
Based on data Intel gathered while performing thermal validation, the GD31244 does not require a
heat sink. The tests were performed in an environment with no airflow, an ambient temperature of
60° C with the processor executing a maximum power test. However, when the case temperature
(108° C) is exceeded, a passive heat sink may be used.
77
Thermal Solutions
This page left intentionally blank.
78
References
References
16
16.1
Related Documents
®
The following books and specifications may be helpful for designing with the Intel 31244 PCI-X
to serial ATA controller.
Table 39.
Design References
Design References
1
2
3
4
Transmission Line Design Handbook, Brian C. Wadell
Microstrip Lines and Slotlines, K. C. Gupta. Et al.
PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a
PCI-X Electrical Subgroup Report, Version1.0
Design, Modeling and Simulation Methodology for High Frequency PCI-X Subsystems, Moises Cases,
5
6
7
8
PCI Local Bus Specification, Revision 2.2 PCI Special Interest Group 1-800-433-5177
High-Speed Digital Design “A Handbook of Black Magic” Howard W. Johnson, Martin Graham
“Terminating Differential Signals on PCBs”, Steve Kaufer and Kelee Crisafulli, Printed Circuit Design,
March 1999
9
Intel documentation is available from your local Intel Sales Representative or Intel Literature
Sales.
To obtain Intel literature write to or call:
Intel Corporation
Literature Sales
P.O. Box 5937
Denver, CO 80217-9808
(1-800-548-4725) or visit the Intel website at http://www.intel.com
Table 40.
Intel Related Documentation
Document Title
Order #
Intel® 31244 PCI-X to Serial ATA Controller Developer’s Manual
Intel® 31244 PCI-X to Serial ATA Controller Datasheet
Intel® Packaging Databook
Intel® 31244 PCI-X to Serial ATA Controller HBA Manual
Intel® 31244 PCI-X to Serial ATA Controller Red Canyon CRB Manual
273603
273595
240800
273792
273801
79
Intel IQ31244 Controller Evaluation Platform Board Bill of Materials
®
®
Intel IQ31244 Controller Evaluation
Platform Board Bill of Materials
A
®
The bill of materials (BOM) identifies all components on the Intel 31244 PCI-X to Serial ATA
Controller HBA reference board.
®
For the most up-to-date BOM, please visit the Intel website:
81
®
Intel IQ31244 Controller Evaluation Platform Board Bill of Materials
This page left intentionally blank.
82
|
